From: Andrzej Hajda <andrzej.hajda@intel.com>
To: Andi Shyti <andi.shyti@linux.intel.com>,
Intel GFX <intel-gfx@lists.freedesktop.org>,
DRI Devel <dri-devel@lists.freedesktop.org>
Cc: Lucas De Marchi <lucas.demarchi@intel.com>,
Matthew Auld <matthew.auld@intel.com>,
Chris Wilson <chris@chris-wilson.co.uk>
Subject: Re: [Intel-gfx] [PATCH v6 6/7] drm/i915/gt: Create per-tile RPS sysfs interfaces
Date: Fri, 18 Mar 2022 15:54:36 +0100 [thread overview]
Message-ID: <f5091ef8-e3c8-887e-8a55-2d5271effbef@intel.com> (raw)
In-Reply-To: <20220318021046.40348-7-andi.shyti@linux.intel.com>
On 18.03.2022 03:10, Andi Shyti wrote:
> Now tiles have their own sysfs interfaces under the gt/
> directory. Because RPS is a property that can be configured on a
> tile basis, then each tile should have its own interface
>
> The new sysfs structure will have a similar layout for the 4 tile
> case:
>
> /sys/.../card0
> ├── gt
> │ ├── gt0
> │ │ ├── id
> │ │ ├── rc6_enable
> │ │ ├── rc6_residency_ms
> │ │ ├── rps_act_freq_mhz
> │ │ ├── rps_boost_freq_mhz
> │ │ ├── rps_cur_freq_mhz
> │ │ ├── rps_max_freq_mhz
> │ │ ├── rps_min_freq_mhz
> │ │ ├── rps_RP0_freq_mhz
> │ │ ├── rps_RP1_freq_mhz
> │ │ └── rps_RPn_freq_mhz
> . .
> . .
> . .
> │ └── gtN
> │ ├── id
> │ ├── rc6_enable
> │ ├── rc6_residency_ms
> │ ├── rps_act_freq_mhz
> │ ├── rps_boost_freq_mhz
> │ ├── rps_cur_freq_mhz
> │ ├── rps_max_freq_mhz
> │ ├── rps_min_freq_mhz
> │ ├── rps_RP0_freq_mhz
> │ ├── rps_RP1_freq_mhz
> │ └── rps_RPn_freq_mhz
> ├── gt_act_freq_mhz -+
> ├── gt_boost_freq_mhz |
> ├── gt_cur_freq_mhz | Original interface
> ├── gt_max_freq_mhz +─-> kept as existing ABI;
> ├── gt_min_freq_mhz | it points to gt0/
> ├── gt_RP0_freq_mhz |
> ├── gt_RP1_freq_mhz |
> └── gt_RPn_freq_mhz -+
>
> The existing interfaces have been kept in their original location
> to preserve the existing ABI. They act on all the GTs: when
> writing they loop through all the GTs and write the information
> on each interface. When reading they provide the average value
> from all the GTs.
>
> This patch is not really adding exposing new interfaces (new
> ABI) other than adapting the existing one to more tiles. In any
> case this new set of interfaces will be a basic tool for system
> managers and administrators when using i915.
>
> Signed-off-by: Andi Shyti <andi.shyti@linux.intel.com>
> Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
> Cc: Chris Wilson <chris@chris-wilson.co.uk>
> Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
> Cc: Matt Roper <matthew.d.roper@intel.com>
> Cc: Sujaritha Sundaresan <sujaritha.sundaresan@intel.com>
> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
> ---
Reviewed-by: Andrzej Hajda <andrzej.hajda@intel.com>
Regards
Andrzej
next prev parent reply other threads:[~2022-03-18 14:54 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-18 2:10 [Intel-gfx] [PATCH v6 0/7] Introduce multitile support Andi Shyti
2022-03-18 2:10 ` Andi Shyti
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 1/7] drm/i915: Rename INTEL_REGION_LMEM with INTEL_REGION_LMEM_0 Andi Shyti
2022-03-18 2:10 ` Andi Shyti
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 2/7] drm/i915/gt: add gt_is_root() helper Andi Shyti
2022-03-18 2:10 ` Andi Shyti
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 3/7] drm/i915: Prepare for multiple GTs Andi Shyti
2022-03-18 2:10 ` Andi Shyti
2022-03-18 13:04 ` [Intel-gfx] " Andrzej Hajda
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 4/7] drm/i915/gt: create per-tile sysfs interface Andi Shyti
2022-03-18 2:10 ` Andi Shyti
2022-03-18 13:19 ` [Intel-gfx] " Matthew Auld
2022-03-18 13:19 ` Matthew Auld
2022-03-18 14:01 ` [Intel-gfx] " Andi Shyti
2022-03-18 14:01 ` Andi Shyti
2022-03-18 15:00 ` [Intel-gfx] " Andrzej Hajda
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 5/7] drm/i915/gt: Create per-tile RC6 " Andi Shyti
2022-03-18 2:10 ` Andi Shyti
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 6/7] drm/i915/gt: Create per-tile RPS sysfs interfaces Andi Shyti
2022-03-18 2:10 ` Andi Shyti
2022-03-18 14:54 ` Andrzej Hajda [this message]
2022-03-18 2:10 ` [Intel-gfx] [PATCH v6 7/7] drm/i915/gt: Adding new sysfs frequency attributes Andi Shyti
2022-03-18 2:10 ` Andi Shyti
2022-03-18 13:09 ` [Intel-gfx] " Andrzej Hajda
2022-03-18 3:07 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce multitile support Patchwork
2022-03-18 3:08 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-03-18 3:43 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-03-18 5:45 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2022-03-18 8:17 ` Andi Shyti
2022-03-18 13:25 ` Matthew Auld
2022-03-18 13:51 ` Tvrtko Ursulin
2022-03-18 14:26 ` Andi Shyti
-- strict thread matches above, loose matches on Subject: below --
2022-03-18 22:46 [Intel-gfx] [PATCH v6 0/7] " Andi Shyti
2022-03-18 22:46 ` [Intel-gfx] [PATCH v6 6/7] drm/i915/gt: Create per-tile RPS sysfs interfaces Andi Shyti
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f5091ef8-e3c8-887e-8a55-2d5271effbef@intel.com \
--to=andrzej.hajda@intel.com \
--cc=andi.shyti@linux.intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=lucas.demarchi@intel.com \
--cc=matthew.auld@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.