From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0DBB1C433F5 for ; Thu, 7 Apr 2022 06:59:38 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 5867483C04; Thu, 7 Apr 2022 08:59:35 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=denx.de Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=denx.de; s=phobos-20191101; t=1649314776; bh=u0UUXkAEp/SubcDMdHtbGG63Vu1hX5Pe7dhBok/6ZFc=; h=Date:Subject:To:References:From:In-Reply-To:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From; b=wiWMumfI+20UJ14+xUqr9pwCrPMm12WGkwGWwZv28UKCfllMFGQnwYw5lwLA/pNO4 nA9wKexw5Dbn22ThfIfKkeLk8azaK+aiClVPjxGrq9GwWMvHgDBvE/ArS6UUJG87p6 Ozs5btNKcVNlZOSEcxM5P4JN1YTKsh7WiYUR/uaOyqFPZ8bkrssD0i26FQ6AeNYKjv 3PR2DLQjMQfjuxrC/vDrHhBi/03MfLsyyQSWhMNUuGtnRE+8m+Y5HzTA/cS874FIst YUK+ONvtTW9LsvF5lLnp6kSObKfAgaLlOhnWH8U3l6djCRp55AYzXGVViaHT17ZGi9 VFszXUnn6zAyg== Received: by phobos.denx.de (Postfix, from userid 109) id 63CFD83C04; Thu, 7 Apr 2022 08:59:32 +0200 (CEST) Received: from mout-u-107.mailbox.org (mout-u-107.mailbox.org [IPv6:2001:67c:2050:1::465:107]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 6FBF783B4F for ; Thu, 7 Apr 2022 08:59:29 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=denx.de Authentication-Results: phobos.denx.de; spf=fail smtp.mailfrom=sr@denx.de Received: from smtp102.mailbox.org (smtp102.mailbox.org [IPv6:2001:67c:2050:105:465:1:3:0]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-384) server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by mout-u-107.mailbox.org (Postfix) with ESMTPS id 4KYsgj2Hsnz9sSF; Thu, 7 Apr 2022 08:59:29 +0200 (CEST) Message-ID: Date: Thu, 7 Apr 2022 08:59:22 +0200 MIME-Version: 1.0 Subject: Re: [PATCH v3 4/4] mvebu: uDPU: update defconfig Content-Language: en-US To: Robert Marko , u-boot@lists.denx.de, pali@kernel.org, marek.behun@nic.cz References: <20220324095739.1162965-1-robert.marko@sartura.hr> <20220324095739.1162965-4-robert.marko@sartura.hr> From: Stefan Roese In-Reply-To: <20220324095739.1162965-4-robert.marko@sartura.hr> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.5 at phobos.denx.de X-Virus-Status: Clean On 3/24/22 10:57, Robert Marko wrote: > Update the current uDPU defconfig with following changes: > * Disable CONFIG_SPI_BOOT, its not needed for booting and the device boots > from eMMC anyway. > * Disable CONFIG_SYS_CONSOLE_INFO_QUIET, there is no need to diverge from > other boards by not priting the console device > * Enable CONFIG_CMD_MTD in order to allow use of the MTD tool > * Disable CONFIG_CMD_MTDPARTS, with MTD now being able to parse partitions > from DTS there is no need for it, the default MTDPARTS were incorrect > anyway > * Enable CONFIG_MMC_HS200_SUPPORT, the eMMC used support both HS200 and > HS400 modes, so enable at least HS200 because Xenon driver does not > support HS400 currently > * Replace CONFIG_SPI_FLASH_BAR with CONFIG_SPI_FLASH_SFDP_SUPPORT > Utilize SFDP parsing instead of relying on the extended address registers > > Signed-off-by: Robert Marko Reviewed-by: Stefan Roese Thanks, Stefan > --- > configs/uDPU_defconfig | 10 ++++------ > 1 file changed, 4 insertions(+), 6 deletions(-) > > diff --git a/configs/uDPU_defconfig b/configs/uDPU_defconfig > index b5f2115e63..1a2182b823 100644 > --- a/configs/uDPU_defconfig > +++ b/configs/uDPU_defconfig > @@ -16,9 +16,8 @@ CONFIG_DISTRO_DEFAULTS=y > # CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set > CONFIG_SYS_LOAD_ADDR=0x6000000 > CONFIG_FIT=y > -CONFIG_SPI_BOOT=y > +CONFIG_FIT_VERBOSE=y > CONFIG_USE_PREBOOT=y > -CONFIG_SYS_CONSOLE_INFO_QUIET=y > # CONFIG_DISPLAY_CPUINFO is not set > # CONFIG_DISPLAY_BOARDINFO is not set > CONFIG_DISPLAY_BOARDINFO_LATE=y > @@ -32,6 +31,7 @@ CONFIG_SYS_PROMPT="uDPU>> " > CONFIG_CMD_GPIO=y > CONFIG_CMD_I2C=y > CONFIG_CMD_MMC=y > +CONFIG_CMD_MTD=y > CONFIG_CMD_PCI=y > CONFIG_CMD_SPI=y > CONFIG_CMD_USB=y > @@ -41,9 +41,6 @@ CONFIG_CMD_CACHE=y > CONFIG_CMD_TIME=y > CONFIG_CMD_MVEBU_BUBT=y > CONFIG_CMD_EXT4_WRITE=y > -CONFIG_CMD_MTDPARTS=y > -CONFIG_MTDIDS_DEFAULT="nor0=spi0" > -CONFIG_MTDPARTS_DEFAULT="mtdparts=spi0:4m(uboot),-(rootfs)" > CONFIG_MAC_PARTITION=y > CONFIG_ENV_OVERWRITE=y > CONFIG_ENV_IS_IN_SPI_FLASH=y > @@ -56,12 +53,13 @@ CONFIG_DM_I2C=y > CONFIG_DM_I2C_GPIO=y > CONFIG_SYS_I2C_MV=y > CONFIG_MISC=y > +CONFIG_MMC_HS200_SUPPORT=y > CONFIG_MMC_SDHCI=y > CONFIG_MMC_SDHCI_SDMA=y > CONFIG_MMC_SDHCI_XENON=y > CONFIG_MTD=y > CONFIG_DM_MTD=y > -CONFIG_SPI_FLASH_BAR=y > +CONFIG_SPI_FLASH_SFDP_SUPPORT=y > CONFIG_SPI_FLASH_MACRONIX=y > CONFIG_SPI_FLASH_SPANSION=y > CONFIG_SPI_FLASH_STMICRO=y Viele Grüße, Stefan Roese -- DENX Software Engineering GmbH, Managing Director: Wolfgang Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany Phone: (+49)-8142-66989-51 Fax: (+49)-8142-66989-80 Email: sr@denx.de