From: Like Xu <like.xu@linux.intel.com>
To: Paolo Bonzini <pbonzini@redhat.com>
Cc: Ingo Molnar <mingo@redhat.com>,
Thomas Gleixner <tglx@linutronix.de>,
Borislav Petkov <bp@alien8.de>, "H . Peter Anvin" <hpa@zytor.com>,
ak@linux.intel.com, wei.w.wang@intel.com, kan.liang@intel.com,
x86@kernel.org, kvm@vger.kernel.org,
linux-kernel@vger.kernel.org, Joerg Roedel <joro@8bytes.org>,
Jim Mattson <jmattson@google.com>,
Sean Christopherson <seanjc@google.com>,
Vitaly Kuznetsov <vkuznets@redhat.com>,
Wanpeng Li <wanpengli@tencent.com>
Subject: Re: [RESEND v13 03/10] KVM: x86/pmu: Use IA32_PERF_CAPABILITIES to adjust features visibility
Date: Wed, 27 Jan 2021 14:04:28 +0800 [thread overview]
Message-ID: <fd7df596-9715-e6a8-0040-18aecedb0fae@linux.intel.com> (raw)
In-Reply-To: <a1291d0b-297c-9146-9689-f4a4129de3c6@redhat.com>
On 2021/1/26 17:42, Paolo Bonzini wrote:
> On 08/01/21 02:36, Like Xu wrote:
>>
>> @@ -401,6 +398,9 @@ static void intel_pmu_init(struct kvm_vcpu *vcpu)
>> pmu->fixed_counters[i].idx = i + INTEL_PMC_IDX_FIXED;
>> pmu->fixed_counters[i].current_config = 0;
>> }
>> +
>> + vcpu->arch.perf_capabilities = guest_cpuid_has(vcpu,
>> X86_FEATURE_PDCM) ?
>> + vmx_get_perf_capabilities() : 0;
>
> There is one thing I don't understand with this patch: intel_pmu_init is
> not called when CPUID is changed. So I would have thought that anything
> that uses guest_cpuid_has must stay in intel_pmu_refresh. As I understand
> it vcpu->arch.perf_capabilities is always set to 0
> (vmx_get_perf_capabilities is never called), and kvm_set_msr_common would
> fail to set any bit in the MSR. What am I missing?
>
> In addition, the code of patch 4:
>
> + if (!intel_pmu_lbr_is_enabled(vcpu)) {
> + vcpu->arch.perf_capabilities &= ~PMU_CAP_LBR_FMT;
> + lbr_desc->records.nr = 0;
> + }
>
> is not okay after MSR changes. The value written by the host must be
> either rejected (with "return 1") or applied unchanged.
>
> Fortunately I think this code is dead if you move the check in kvm_set_msr
> from patch 9 to patch 4. However, in patch 9 vmx_get_perf_capabilities()
> must only set the LBR format bits if intel_pmu_lbr_is_compatible(vcpu).
Thanks for the guidance. How about handling it in this way:
In the intel_pmu_init():
vcpu->arch.perf_capabilities = 0;
lbr_desc->records.nr = 0;
In the intel_pmu_refresh():
if (guest_cpuid_has(vcpu, X86_FEATURE_PDCM)) {
vcpu->arch.perf_capabilities = vmx_get_perf_capabilities();
if (!lbr_desc->records.nr)
vcpu->arch.perf_capabilities &= ~PMU_CAP_LBR_FMT;
}
In the vmx_set_msr():
case MSR_IA32_PERF_CAPABILITIES:
// set up lbr_desc->records.nr
if (!intel_pmu_lbr_is_compatible(vcpu))
return 1;
ret = kvm_set_msr_common(vcpu, msr_info);
In the kvm_set_msr_common():
case MSR_IA32_PERF_CAPABILITIES:
vcpu->arch.perf_capabilities = data;
kvm_pmu_refresh(vcpu);
>
>
> The patches look good apart from these issues and the other nits I pointed
> out. However, you need testcases here, for both kvm-unit-tests and
> tools/testing/selftests/kvm.
>
> For KVM, it would be at least a basic check that looks for the MSR LBR
> (using the MSR indices for the various processors), does a branch, and
> checks that the FROM_IP/TO_IP are good. You can write the kvm-unit-tests
> using the QEMU option "-cpu host,migratable=no": if you do this, QEMU will
> pick the KVM_GET_SUPPORTED_CPUID bits and move them more or less directly
> into the guest CPUID.
>
> For tools/testing/selftests/kvm, your test need to check the effect of
> various CPUID settings on the PERF_CAPABILITIES MSR, check that whatever
> you write with KVM_SET_MSR is _not_ modified and can be retrieved with
> KVM_GET_MSR, and check that invalid LBR formats are rejected.
Thanks, I will add the above tests in the next version.
>
> I'm really, really sorry for leaving these patches on my todo list for
> months, but you guys need to understand the main reason for this: they come
> with no testcases. A large patch series adding userspace APIs and
> complicated CPUID/MSR processing *automatically* goes to the bottom of my
> queue, because:
>
> - I need to go with a fine comb over all the userspace API changes, I
> cannot just look at test code and see if it works.
>
> - I will have no way to test its correctness after it's committed.
>
> For you, the work ends when your patch is accepted. For me, that's when
> the work begins, and I need to make sure that the patch will be
> maintainable in the future.
>
> Thanks, and sorry again for the delay.
>
> Paolo
>
next prev parent reply other threads:[~2021-01-27 6:21 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-08 1:36 [RESEND v13 00/10] KVM: x86/pmu: Guest Last Branch Recording Enabling Like Xu
2021-01-08 1:36 ` [RESEND v13 01/10] KVM: x86: Move common set/get handler of MSR_IA32_DEBUGCTLMSR to VMX Like Xu
2021-01-26 9:25 ` Paolo Bonzini
2021-01-08 1:36 ` [RESEND v13 02/10] KVM: x86/vmx: Make vmx_set_intercept_for_msr() non-static Like Xu
2021-01-08 1:36 ` [RESEND v13 03/10] KVM: x86/pmu: Use IA32_PERF_CAPABILITIES to adjust features visibility Like Xu
2021-01-26 9:42 ` Paolo Bonzini
2021-01-27 6:04 ` Like Xu [this message]
2021-01-27 9:48 ` Paolo Bonzini
2021-02-01 5:28 ` Like Xu
2021-01-08 1:36 ` [RESEND v13 04/10] KVM: vmx/pmu: Clear PMU_CAP_LBR_FMT when guest LBR is disabled Like Xu
2021-01-08 1:36 ` [RESEND v13 05/10] KVM: vmx/pmu: Create a guest LBR event when vcpu sets DEBUGCTLMSR_LBR Like Xu
2021-01-08 1:37 ` [RESEND v13 06/10] KVM: vmx/pmu: Pass-through LBR msrs when the guest LBR event is ACTIVE Like Xu
2021-01-08 1:37 ` [RESEND v13 07/10] KVM: vmx/pmu: Reduce the overhead of LBR pass-through or cancellation Like Xu
2021-01-26 9:27 ` Paolo Bonzini
2021-01-08 1:37 ` [RESEND v13 08/10] KVM: vmx/pmu: Emulate legacy freezing LBRs on virtual PMI Like Xu
2021-01-08 1:37 ` [RESEND v13 09/10] KVM: vmx/pmu: Expose LBR_FMT in the MSR_IA32_PERF_CAPABILITIES Like Xu
2021-01-26 9:30 ` Paolo Bonzini
2021-01-27 5:45 ` Xu, Like
2021-01-27 9:49 ` Paolo Bonzini
2021-01-08 1:37 ` [RESEND v13 10/10] KVM: vmx/pmu: Release guest LBR event via lazy release mechanism Like Xu
2021-01-26 9:33 ` Paolo Bonzini
2021-01-15 8:19 ` [RESEND v13 00/10] KVM: x86/pmu: Guest Last Branch Recording Enabling Alex Shi
2021-01-15 8:51 ` Xu, Like
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=fd7df596-9715-e6a8-0040-18aecedb0fae@linux.intel.com \
--to=like.xu@linux.intel.com \
--cc=ak@linux.intel.com \
--cc=bp@alien8.de \
--cc=hpa@zytor.com \
--cc=jmattson@google.com \
--cc=joro@8bytes.org \
--cc=kan.liang@intel.com \
--cc=kvm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=pbonzini@redhat.com \
--cc=seanjc@google.com \
--cc=tglx@linutronix.de \
--cc=vkuznets@redhat.com \
--cc=wanpengli@tencent.com \
--cc=wei.w.wang@intel.com \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.