From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from list by lists.gnu.org with archive (Exim 4.90_1) id 1kNdSb-0008FB-K9 for mharc-qemu-trivial@gnu.org; Wed, 30 Sep 2020 10:52:01 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:54044) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1kNZoW-0002Ka-5x; Wed, 30 Sep 2020 06:58:24 -0400 Received: from aserp2130.oracle.com ([141.146.126.79]:54994) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1kNZoU-0001B7-3T; Wed, 30 Sep 2020 06:58:23 -0400 Received: from pps.filterd (aserp2130.oracle.com [127.0.0.1]) by aserp2130.oracle.com (8.16.0.42/8.16.0.42) with SMTP id 08UAs7RT175447; Wed, 30 Sep 2020 10:58:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oracle.com; h=to : cc : subject : in-reply-to : references : sender : from : date : message-id : mime-version : content-type; s=corp-2020-01-29; bh=kXFKbd2O+dEeX1bnYgOQCaWXJy/3slcH0/KkKvKMu0o=; b=x+JpL1SrwLwK9g78TYsGwwOGo9hSNuTU8ZATzv0sOn2OArN9quiT8dnkHtNwoAqQYTSp gjE5DYKbZJJbRf64m5WqHSkHD1J4CU6z9HyaBDyCppc9hy+0r6CTHf+/2oj6zzEiyuXr jpaQfq4q/JFfnB/ggd89cDUNXLlJ+PTf3/Lm4eCggSnsBW58yWxnOmlCMmjT6YCbxQZl Bm3XxC1pK9aLTB9soyXhPdeU0lSMFuFFygSw+BLnzu24ZM96Puw+EGVHjmNGZNO7AXs2 5YrseAB/IvCdF3J1OluclNugW7K5JcVJhrVLFG+35vybrFjtIlnQSGIk0hWk/eF5yK+/ 2A== Received: from aserp3020.oracle.com (aserp3020.oracle.com [141.146.126.70]) by aserp2130.oracle.com with ESMTP id 33su5aywrq-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 30 Sep 2020 10:58:12 +0000 Received: from pps.filterd (aserp3020.oracle.com [127.0.0.1]) by aserp3020.oracle.com (8.16.0.42/8.16.0.42) with SMTP id 08UAoSIQ039435; Wed, 30 Sep 2020 10:56:12 GMT Received: from aserv0122.oracle.com (aserv0122.oracle.com [141.146.126.236]) by aserp3020.oracle.com with ESMTP id 33tfhyxmxu-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Wed, 30 Sep 2020 10:56:12 +0000 Received: from abhmp0013.oracle.com (abhmp0013.oracle.com [141.146.116.19]) by aserv0122.oracle.com (8.14.4/8.14.4) with ESMTP id 08UAuCWj019414; Wed, 30 Sep 2020 10:56:12 GMT Received: from disaster-area.hh.sledj.net (/81.187.26.238) by default (Oracle Beehive Gateway v4.0) with ESMTP ; Wed, 30 Sep 2020 03:56:11 -0700 Received: from localhost (disaster-area.hh.sledj.net [local]) by disaster-area.hh.sledj.net (OpenSMTPD) with ESMTPA id a8d06956; Wed, 30 Sep 2020 10:56:10 +0000 (UTC) To: zhaolichang , qemu-trivial@nongnu.org Cc: zhaolichang , qemu-devel@nongnu.org Subject: Re: [PATCH RFC 12/14] arm/: fix some comment spelling errors In-Reply-To: <20200930095321.2006-13-zhaolichang@huawei.com> References: <20200930095321.2006-1-zhaolichang@huawei.com> <20200930095321.2006-13-zhaolichang@huawei.com> X-HGTTG: heart-of-gold Sender: david.edmondson@oracle.com From: David Edmondson Date: Wed, 30 Sep 2020 11:56:09 +0100 Message-ID: MIME-Version: 1.0 Content-Type: text/plain X-Proofpoint-Virus-Version: vendor=nai engine=6000 definitions=9759 signatures=668680 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 spamscore=0 mlxlogscore=999 bulkscore=0 phishscore=0 malwarescore=0 adultscore=0 suspectscore=1 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2006250000 definitions=main-2009300087 X-Proofpoint-Virus-Version: vendor=nai engine=6000 definitions=9759 signatures=668680 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 mlxlogscore=999 suspectscore=1 lowpriorityscore=0 spamscore=0 clxscore=1015 mlxscore=0 impostorscore=0 malwarescore=0 phishscore=0 adultscore=0 bulkscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2006250000 definitions=main-2009300088 Received-SPF: pass client-ip=141.146.126.79; envelope-from=david.edmondson@oracle.com; helo=aserp2130.oracle.com X-detected-operating-system: by eggs.gnu.org: First seen = 2020/09/30 06:53:43 X-ACL-Warn: Detected OS = Linux 3.1-3.10 [fuzzy] X-Spam_score_int: -32 X-Spam_score: -3.3 X-Spam_bar: --- X-Spam_report: (-3.3 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.469, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_MSPIKE_H3=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001, UNPARSEABLE_RELAY=0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-Mailman-Approved-At: Wed, 30 Sep 2020 10:51:47 -0400 X-BeenThere: qemu-trivial@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 30 Sep 2020 10:58:24 -0000 On Wednesday, 2020-09-30 at 17:53:19 +08, zhaolichang wrote: > I found that there are many spelling errors in the comments of qemu/target/arm. > I used spellcheck to check the spelling errors and found some errors in the folder. > > Signed-off-by: zhaolichang Reviewed-by: David Edmondson > --- > target/arm/cpu.h | 2 +- > target/arm/helper.c | 4 ++-- > target/arm/m_helper.c | 2 +- > target/arm/translate-a64.c | 4 ++-- > target/arm/translate-sve.c | 2 +- > 5 files changed, 7 insertions(+), 7 deletions(-) > > diff --git a/target/arm/cpu.h b/target/arm/cpu.h > index 6036f61..996308b 100644 > --- a/target/arm/cpu.h > +++ b/target/arm/cpu.h > @@ -2067,7 +2067,7 @@ static inline bool arm_el_is_aa64(CPUARMState *env, int el) > return aa64; > } > > -/* Function for determing whether guest cp register reads and writes should > +/* Function for determining whether guest cp register reads and writes should > * access the secure or non-secure bank of a cp register. When EL3 is > * operating in AArch32 state, the NS-bit determines whether the secure > * instance of a cp register should be used. When EL3 is AArch64 (or if > diff --git a/target/arm/helper.c b/target/arm/helper.c > index 88bd9dd..9292e16 100644 > --- a/target/arm/helper.c > +++ b/target/arm/helper.c > @@ -1867,7 +1867,7 @@ static void pmevtyper_rawwrite(CPUARMState *env, const ARMCPRegInfo *ri, > * pmevtyper_rawwrite is called between a pair of pmu_op_start and > * pmu_op_finish calls when loading saved state for a migration. Because > * we're potentially updating the type of event here, the value written to > - * c14_pmevcntr_delta by the preceeding pmu_op_start call may be for a > + * c14_pmevcntr_delta by the preceding pmu_op_start call may be for a > * different counter type. Therefore, we need to set this value to the > * current count for the counter type we're writing so that pmu_op_finish > * has the correct count for its calculation. > @@ -12214,7 +12214,7 @@ bool get_phys_addr(CPUARMState *env, target_ulong address, > } else { > memattr = 0x44; /* Normal, NC, No */ > } > - cacheattrs->shareability = 2; /* outer sharable */ > + cacheattrs->shareability = 2; /* outer shareable */ > } else { > memattr = 0x00; /* Device, nGnRnE */ > } > diff --git a/target/arm/m_helper.c b/target/arm/m_helper.c > index 0364542..1e8080d 100644 > --- a/target/arm/m_helper.c > +++ b/target/arm/m_helper.c > @@ -158,7 +158,7 @@ uint32_t HELPER(v7m_tt)(CPUARMState *env, uint32_t addr, uint32_t op) > * R: 0 because unpriv and A flag not set > * SRVALID: 0 because NS > * MRVALID: 0 because unpriv and A flag not set > - * SREGION: 0 becaus SRVALID is 0 > + * SREGION: 0 because SRVALID is 0 > * MREGION: 0 because MRVALID is 0 > */ > return 0; > diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c > index 7188808..5451f02 100644 > --- a/target/arm/translate-a64.c > +++ b/target/arm/translate-a64.c > @@ -160,7 +160,7 @@ void gen_a64_set_pc_im(uint64_t val) > * + for EL2 and EL3 there is only one TBI bit, and if it is set > * then the address is zero-extended, clearing bits [63:56] > * + for EL0 and EL1, TBI0 controls addresses with bit 55 == 0 > - * and TBI1 controls addressses with bit 55 == 1. > + * and TBI1 controls addresses with bit 55 == 1. > * If the appropriate TBI bit is set for the address then > * the address is sign-extended from bit 55 into bits [63:56] > * > @@ -1964,7 +1964,7 @@ static void handle_sys(DisasContext *s, uint32_t insn, bool isread, > } > if (!isread && !(ri->type & ARM_CP_SUPPRESS_TB_END)) { > /* > - * A write to any coprocessor regiser that ends a TB > + * A write to any coprocessor register that ends a TB > * must rebuild the hflags for the next TB. > */ > TCGv_i32 tcg_el = tcg_const_i32(s->current_el); > diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c > index e4cd6b6..4e8a1c7 100644 > --- a/target/arm/translate-sve.c > +++ b/target/arm/translate-sve.c > @@ -1528,7 +1528,7 @@ static bool trans_PNEXT(DisasContext *s, arg_rr_esz *a) > > /* Perform an inline saturating addition of a 32-bit value within > * a 64-bit register. The second operand is known to be positive, > - * which halves the comparisions we must perform to bound the result. > + * which halves the comparisons we must perform to bound the result. > */ > static void do_sat_addsub_32(TCGv_i64 reg, TCGv_i64 val, bool u, bool d) > { > -- > 2.26.2.windows.1 dme. -- Tell me sweet little lies.