From mboxrd@z Thu Jan  1 00:00:00 1970
From: Robert HYATT <hyatt@cis.uab.edu>
Date: Mon, 13 Jul 1998 15:24:52 +0000
Subject: Re: Ultra AXmp
Message-Id: <marc-linux-ultrasparc-90222358531030@msgid-missing>
List-Id: <ultralinux.vger.kernel.org>
References: <marc-linux-ultrasparc-90222358531013@msgid-missing>
In-Reply-To: <marc-linux-ultrasparc-90222358531013@msgid-missing>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: ultralinux@vger.kernel.org


no.  that is the cache to cpu speed.  memory is still stuck on the
good old 100mhz bus.


Robert Hyatt                    Computer and Information Sciences
hyatt@cis.uab.edu               University of Alabama at Birmingham
(205) 934-2213                  115A Campbell Hall, UAB Station 
(205) 934-5473 FAX              Birmingham, AL 35294-1170

On Mon, 13 Jul 1998, Matthew Jacob wrote:

> 
> > but the memory interconnect is always the sticky wicket on SMP machines,
> > although for the PC, we simply dribble along at (now) 100mhz.  :)
> 
> Umm.. I thought that the new PC motherboards coming out are running
> at 400Mhz (no, not CPU speed- I mean internal bus speed...)
> 
> 
>