From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1EoHa6-0004vk-Bl
	for qemu-devel@nongnu.org; Mon, 19 Dec 2005 04:45:22 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1EoHa4-0004uP-6w
	for qemu-devel@nongnu.org; Mon, 19 Dec 2005 04:45:21 -0500
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1EoHa4-0004uC-0i
	for qemu-devel@nongnu.org; Mon, 19 Dec 2005 04:45:20 -0500
Received: from [80.91.229.2] (helo=ciao.gmane.org)
	by monty-python.gnu.org with esmtp (TLS-1.0:RSA_AES_128_CBC_SHA:16)
	(Exim 4.34) id 1EoHcy-00054v-VU
	for qemu-devel@nongnu.org; Mon, 19 Dec 2005 04:48:21 -0500
Received: from list by ciao.gmane.org with local (Exim 4.43)
	id 1EoHX8-0000WL-0b
	for qemu-devel@nongnu.org; Mon, 19 Dec 2005 10:42:18 +0100
Received: from a84-231-2-208.elisa-laajakaista.fi ([84.231.2.208])
	by main.gmane.org with esmtp (Gmexim 0.1 (Debian))
	id 1AlnuQ-0007hv-00
	for <qemu-devel@nongnu.org>; Mon, 19 Dec 2005 10:42:17 +0100
Received: from ananaza by a84-231-2-208.elisa-laajakaista.fi with local
	(Gmexim 0.1 (Debian)) id 1AlnuQ-0007hv-00
	for <qemu-devel@nongnu.org>; Mon, 19 Dec 2005 10:42:17 +0100
From: Antti P Miettinen <ananaza@iki.fi>
Date: Mon, 19 Dec 2005 11:40:36 +0200
Message-ID: <p2gu0d5bf1n.fsf@doris.dna.fi>
References: <200512150000.07159.paul@codesourcery.com>
	<200512181651.02705.paul@codesourcery.com>
	<20051218172558.GA446@nevyn.them.org>
	<20051218.104216.28085930.imp@bsdimp.com>
	<20051218175430.GA1580@nevyn.them.org> <p2gaceyf4pn.fsf@doris.dna.fi>
	<p2g64pmf38p.fsf_-_@doris.dna.fi>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Sender: news <news@sea.gmane.org>
Subject: [Qemu-devel] Re: ARM page crossing inside insn? (Re: ARM ethernet
	fixes)
Reply-To: ananaza@iki.fi, qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

Antti P Miettinen <ananaza@iki.fi> writes:
>     __asm__ __volatile__ ("ldmia %0,{%1,%2}"
> 			  : "=r" (base) : "0" (base), "r" (dummy));

Hmm.. thats probably wrong.. is this closer:

    __asm__ __volatile__ ("ldmia %0,{%0,%1}"
			  : "+r" (base), "=r" (dummy));

or

    __asm__ __volatile__ ("ldmia %2,{%0,%1}"
			  : "=r" (base), "=r" (dummy)
                          : "0" (base));

but anyway - how would the ldm register update be made atomic? Or
should the restart be able to continue in the middle? How are the
atomicity issues handled in qemu?

-- 
http://www.iki.fi/~ananaza/