From mboxrd@z Thu Jan  1 00:00:00 1970
From: Tim Deegan <tim@xen.org>
Subject: [PATCH 00 of 11] (v3) arm: SMP boot
Date: Fri, 9 Mar 2012 16:47:39 +0000
Message-ID: <patchbomb.1331311659@whitby.uk.xensource.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <xen-devel-bounces@lists.xen.org>
List-Unsubscribe: <http://lists.xen.org/cgi-bin/mailman/options/xen-devel>,
	<mailto:xen-devel-request@lists.xen.org?subject=unsubscribe>
List-Post: <mailto:xen-devel@lists.xen.org>
List-Help: <mailto:xen-devel-request@lists.xen.org?subject=help>
List-Subscribe: <http://lists.xen.org/cgi-bin/mailman/listinfo/xen-devel>,
	<mailto:xen-devel-request@lists.xen.org?subject=subscribe>
Sender: xen-devel-bounces@lists.xen.org
Errors-To: xen-devel-bounces@lists.xen.org
To: xen-devel@lists.xensource.com
Cc: David Vrabel <dvrabel@cantab.net>, Stefano Stabellini <stefano.stabellini@citrix.com>, Ian Campbell <ian.campbell@citrix.com>
List-Id: xen-devel@lists.xenproject.org


This patch series implements SMP boot for arch/arm, as far as getting
all CPUs up and running the idle loop.

Changes from v2:
 - Fixed a bug in context switching in the percpu patch 
 - Added two new patches, not strictly for SMP boot, but 
   related, and apply after this series:
   - Poison, unmap and free the __init* areas after boot.
   - Use 'WFI' to take the CPu to a low power state in the idle loop.

Changes from v1:
 - moved barriers out of loop in udelay()
 - dropped broken GIC change in favour of explanatory comment
 - made the increment of ready_cpus atomic (I couldn't move the
   increment to before signalling the next CPU because the PT
   switch has to happen between them)
 - Made secondary CPUs come up directly on the idle vcpus' stacks,
   avoiding the whole business of allocating and tracking boot stacks.
 - Added a new patch to do late-boot MMU fixups on secondary CPUs.

Cheers,

Tim.