All of lore.kernel.org
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Joseph Guo (OSS)" <qijian.guo@oss.nxp.com>
Cc: imx@lists.linux.dev, conor+dt@kernel.org, Frank.Li@kernel.org,
	devicetree@vger.kernel.org, robh@kernel.org
Subject: Re: [PATCH] arm64: dts: imx95-19x19-frdm-pro: add boot phase properties
Date: Mon, 12 Oct 2026 07:01:30 +0000	[thread overview]
Message-ID: <sashiko-outbox-167770@kernel.org> (raw)
In-Reply-To: <20261012-bootph-frdm-imx95-pro-v1-1-6757c5f04a17@nxp.com>

Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] dts: Missing bootph-pre-ram for gpio3 breaks early SD card access
--

commit dc22078eb20524e315ef0d520678ff9336ed179e
Author: Joseph Guo <qijian.guo@nxp.com>

    arm64: dts: imx95-19x19-frdm-pro: add boot phase properties
    
    Add boot phase properties to essential resources during boot phase.
    
    FRDM-IMX95-PRO need UART, SD-Card, eMMC access during boot process.

> diff --git a/arch/arm64/boot/dts/freescale/imx95-19x19-frdm-pro.dts b/arch/arm64/boot/dts/freescale/imx95-19x19-frdm-pro.dts
> index 1f62d729a5e77..8dc1134f8d24d 100644
> --- a/arch/arm64/boot/dts/freescale/imx95-19x19-frdm-pro.dts
> +++ b/arch/arm64/boot/dts/freescale/imx95-19x19-frdm-pro.dts
> @@ -180,6 +180,7 @@ reg_usdhc2_vmmc: regulator-usdhc2 {
>  		regulator-min-microvolt = <3300000>;
>  		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
>  		enable-active-high;
> +		bootph-pre-ram;
>  	};

[Severity: Medium]
Will this regulator be available in the SPL phase without adding bootph-pre-ram
to the gpio3 node?

Since the fdtgrep tool extracts nodes tagged with bootph-pre-ram but does not
automatically trace and retain phandles for nodes lacking the tag, the
gpio3 controller node will be entirely stripped from the SPL device tree.

Could the gpio3 node also be marked with bootph-pre-ram so that
reg_usdhc2_vmmc can resolve its GPIO dependency?

[ ... ]

> @@ -996,6 +1008,7 @@ &usdhc2 {
>  	pinctrl-3 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
>  	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
>  	vmmc-supply = <&reg_usdhc2_vmmc>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };

[Severity: Medium]
Similarly to the regulator, usdhc2 relies on gpio3 for card detect during the
boot process (cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>).

If the gpio3 node is missing from the SPL device tree, will usdhc2 fail to
probe during early boot because it cannot resolve the cd-gpios property?

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20261012-bootph-frdm-imx95-pro-v1-1-6757c5f04a17@nxp.com?part=1

      reply	other threads:[~2026-10-12  7:01 UTC|newest]

Thread overview: 2+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-10-12  6:54 [PATCH] arm64: dts: imx95-19x19-frdm-pro: add boot phase properties Joseph Guo (OSS)
2026-10-12  7:01 ` sashiko-bot [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=sashiko-outbox-167770@kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=Frank.Li@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=imx@lists.linux.dev \
    --cc=qijian.guo@oss.nxp.com \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.