All of lore.kernel.org
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Hans Zhang" <18255117159@163.com>
Cc: linux-pci@vger.kernel.org
Subject: Re: [PATCH v5 15/16] PCI: dwc: tegra194: Use cached PCIe capability offset
Date: Wed, 28 Oct 2026 03:24:17 +0000	[thread overview]
Message-ID: <sashiko-outbox-187418@kernel.org> (raw)
In-Reply-To: <20261028030652.2917756-16-18255117159@163.com>

> Replace the two dw_pcie_find_capability(&pcie->pci, PCI_CAP_ID_EXP)
> calls in tegra_pcie_dw_host_init() and pex_ep_event_pex_rst_deassert()
> with dw_pcie_get_pcie_cap() so that the driver-private pcie_cap_base is
> filled from the same cached value.
> 
> tegra_pcie_dw_host_init() is called from .start_link, i.e. after the
> controller has been initialized, and the PERST# deassert handler runs
> after the endpoint has been brought out of reset with its clocks and
> power enabled. The helper therefore performs its single DBI read at the
> same point as the open coded search, and the private copy keeps working
> unchanged.
> 
> Signed-off-by: Hans Zhang <18255117159@163.com>

Sashiko has reviewed this patch and found no issues.

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20261028030652.2917756-1-18255117159@163.com?part=15


  reply	other threads:[~2026-10-28  3:24 UTC|newest]

Thread overview: 87+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-10-28  3:06 [PATCH v5 00/16] PCI: dwc: Cache PCIe capability offset Hans Zhang
2026-10-28  3:06 ` Hans Zhang
2026-10-28  3:06 ` Hans Zhang
2026-10-28  3:06 ` Hans Zhang
2026-10-28  3:06 ` [PATCH v5 01/16] PCI: dwc: Add pcie_cap field and caching helper Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:15   ` sashiko-bot
2026-10-28  3:15     ` sashiko-bot
2026-10-28  3:18     ` Hans Zhang
2026-10-28  3:18       ` Hans Zhang
2026-10-28  3:06 ` [PATCH v5 02/16] PCI: dwc: Use cached PCIe capability offset in core Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:12   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 03/16] PCI: dwc: imx6: Use cached PCIe capability offset Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:11   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 04/16] PCI: dwc: layerscape-ep: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:15   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 05/16] PCI: dwc: meson: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:12   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 06/16] PCI: dwc: rockchip: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:13   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 07/16] PCI: dwc: eswin: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:14   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 08/16] PCI: dwc: fu740: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:15   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 09/16] PCI: dwc: intel-gw: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:19   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 10/16] PCI: dwc: qcom-ep: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:16   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 11/16] PCI: dwc: qcom: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:18   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 12/16] PCI: dwc: sophgo: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:16   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 13/16] PCI: dwc: spacemit-k1: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:17   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 14/16] PCI: dwc: spear13xx: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:18   ` sashiko-bot
2026-10-28  3:06 ` [PATCH v5 15/16] PCI: dwc: tegra194: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:24   ` sashiko-bot [this message]
2026-10-28  3:06 ` [PATCH v5 16/16] PCI: dwc: ultrarisc: " Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:06   ` Hans Zhang
2026-10-28  3:19   ` sashiko-bot

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=sashiko-outbox-187418@kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=18255117159@163.com \
    --cc=linux-pci@vger.kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.