Re: [PATCH v2 8/9] arm64: dts: mediatek: Add MT6895 SoC

[sashiko-bot@kernel.org]

> Add initial support for the MediaTek MT6895 (Dimensity 8000/8100) SoC,
> which has four Cortex-A55 and four Cortex-A78 cores sharing a DynamIQ
> cluster with 4 MiB of L3 cache.
> 
> Describe the CPUs with their caches, PSCI, the GICv3 interrupt
> controller, the CPU and DSU PMUs, the architected timer, the system
> timer, the pin controller, two UARTs, the watchdog and the keypad.
> There is no clock controller driver for this SoC yet, so the UARTs and
> the keypad use a fixed 26 MHz clock, and the system timer a fixed
> 13 MHz clock derived from it.
> 
> Only the CPU and cluster power down idle states are described. The
> deeper states that also power down the MCUSYS or the whole system need
> the SPM and the vendor low power driver, which aren't supported yet.
> The system timer serves as the broadcast timer while the CPUs are in
> these states.
> 
> The cache geometry was checked against the CCSIDR registers of each
> core.
> 
> Signed-off-by: Alexander Letuchiy <asalde.le1@gmail.com>

Sashiko has reviewed this patch and found no issues.

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20261113-initial-mt6895-v2-0-4ab0aa9fa391@gmail.com?part=8