From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=100.103.45.18 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1794619950; b=t3Le0eRJAsm3sn5N9mV4F5LR/cyA7b8W1IYp9YuFYMhSL+jdD+5h9CXdN/Dow0TDHI6u lsaJBc7XO3R0AhecDsVdnuOBZYSyEZmV7RI5eN2fOAqjicL+Tad9OnMCyDO/CXoka+dFZ jWoVtUjpbZZi/sfuoLavQlee8+Y+C/MENbhkI2W8n4IlVXYTUJNRWAvQwDJlqhfS1ljSb QcK8O1+lMFLZQ1ilVCnX3MvXB1WwMzfrWkpFgtrKnqJfkFJZGV2/AlwpnVoDZ5LdZ0iYx jtk3OzcyEjiCzej94W+vLsO9c4OVNOTh4XqX6/zwKoYkQIaQ3Zwaz7dMEZ4oZf4J4IA== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1794619950; h=Received:DKIM-Signature:Message-ID:From:Subject:Reply-To:To:Cc: In-Reply-To:References:Content-Type:Content-Transfer-Encoding:Date; bh=gWz1rPPKkQfCodscL4IKUEZl5uZsAUwtGaxC+435BLU=; b=4jWrnFFBgMKxmddHCXosnClSsMroqZOKnrjzvpuJ9mhbGBh76c/f+iBQkQg3GbNYSVBH xA2BiXt9GzjWw10B4XBZzm8GfYbStq7pwpKg7ni/RoIMRC8dsYUlI/MZg0GCTDzHQ6xeJ sVeRD5DXRf9i4cGZzO9MKW0xGrj/RPzBaSKbjJA1il3qzY5fz3c37hC2WtN88ZM6J8oRh 3vq6Vd7hjLLO29bn7i+NwfxodRQ/zNgBuo/ZxA3NDxtRqA3ASZhTHtr18HEcLovWUsBoh kqh3XfPjc+kbpNnpzn6ODEgUqH+0Nijq/NDuIEW9vAKBqbzh5qRoRhr944nUuU0zKPw== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=EPQ5YN5i; arc=none smtp.remote-ip=100.103.45.18 Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F0AB1606A323; Sat, 14 Nov 2026 01:32:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=EPQ5YN5i Received: by smtp.kernel.org (Postfix) with ESMTPSA id 108351F000C4; Sat, 14 Nov 2026 01:32:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1794619949; bh=gWz1rPPKkQfCodscL4IKUEZl5uZsAUwtGaxC+435BLU=; h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date; b=EPQ5YN5iUYKbted/l5NUiRljqYSXk8ZT+ymrT2+D9nbBQYky9Ub45w86ErcojrWa2 JfDKo/emXajnP67oJQ8qgMYE2V5GwQUmN6NBt9aXCrzy1cf+UmqSZmqiTHpvY1QrZN wenZLaisytOpLoRYiyKqO5t4MRhqdMwXhAYprTSFUBtaUTbpTPbXqXxKWufLI4IMNa YZh+WUuhjTleIrsioDvw1Sl90wLMZcy8hW3HosXLGbx0lhpZV1s6raYRnb+2TPTqgx +Owh9K6KkBQw8SpP/QYcMr1Nf2xJ7RV4yaVdazfyWODlMPS/7u4zyoMrY/oO7IAy5P td8/oN6Y0nVuA== Message-ID: From: sashiko-bot@kernel.org Subject: Re: [PATCH v3 6/6] arm64: qcom: monaco: Add PCIe Endpoint nodes Reply-To: sashiko-reviews@lists.linux.dev To: "Krishna Chaitanya Chundru" Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-pci@vger.kernel.org, robh@kernel.org, conor+dt@kernel.org, vkoul@kernel.org, neil.armstrong@linaro.org, olteanv@gmail.com In-Reply-To: <20261114-monaco_ep-v3-6-7fe227cdfac0@oss.qualcomm.com> References: <20261114-monaco_ep-v3-0-7fe227cdfac0@oss.qualcomm.com> <20261114-monaco_ep-v3-6-7fe227cdfac0@oss.qualcomm.com> Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: quoted-printable Date: Sat, 14 Nov 2026 01:32:28 +0000 X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list Thank you for your contribution! Sashiko AI review found 2 potential issues to consider: - [Medium] arm64: dts: qcom: monaco: disallowed input-enable in pcie ep tlmm states - [Low] arm64: dts: qcom: monaco: board-specific PCIe EP GPIOs and pinctrl in SoC dtsi -- commit e2e513d816ae9e8683a2141418e5f09297f8dbd2 Author: Krishna Chaitanya Chundru arm64: qcom: monaco: Add PCIe Endpoint nodes This commit adds DeviceTree nodes and TLMM pin configurations for the two PCIe Endpoint controllers on Qualcomm Monaco (QCS8300). > diff --git a/arch/arm64/boot/dts/qcom/monaco.dtsi b/arch/arm64/boot/dts/q= com/monaco.dtsi > index f27f0953ab9e0..4a1325aaf0726 100644 > --- a/arch/arm64/boot/dts/qcom/monaco.dtsi > +++ b/arch/arm64/boot/dts/qcom/monaco.dtsi [ ... ] > @@ -2406,6 +2407,57 @@ pcieport0: pcie@0 { > }; > }; > =20 > + pcie0_ep: pcie-ep@1c00000 { [ ... ] > + phys =3D <&pcie0_phy>; > + phy-names =3D "pciephy"; > + reset-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; > + wake-gpios =3D <&tlmm 0 GPIO_ACTIVE_LOW>; > + pinctrl-0 =3D <&pcie0_ep_default_state>; > + pinctrl-names =3D "default"; > + num-lanes =3D <2>; > + linux,pci-domain =3D <0>; > + > + status =3D "disabled"; > + }; [Severity: Low] Should reset-gpios, wake-gpios, and the GPIO pin configurations in pcie0_ep_default_state and pcie1_ep_default_state live in board DTS files rather than monaco.dtsi? Only gpio1 (pcie0_clkreq) and gpio22 (pcie1_clkreq) have dedicated PCIe pinmux functions in the QCS8300 TLMM. The PERST# and optional WAKE# pins (gpio0, gpio2, gpio21, and gpio23) use generic GPIO muxing that varies acro= ss Monaco boards, and the Root Complex pcie0 and pcie1 nodes in monaco.dtsi le= ave those properties to the board files. In addition, perst-pins in pcie0_ep_default_state and pcie1_ep_default_state sets bias-pull-up on the GPIO_ACTIVE_LOW reset inputs, which pulls an undriven PERST# line into the deasserted state and triggers link training in qcom_pcie_ep_perst_irq_thread() instead of keeping reset asserted with bias-pull-down. If any pinctrl nodes remain under tlmm in monaco.dtsi, they should also be placed in alphabetical order after cam0-default-state. [ ... ] > @@ -6239,6 +6342,50 @@ tlmm: pinctrl@f100000 { > #interrupt-cells =3D <2>; > wakeup-parent =3D <&pdc>; > =20 > + pcie0_ep_default_state: pcie0-ep-default-state { > + wake-pins { > + pins =3D "gpio0"; > + function =3D "gpio"; > + drive-strength =3D <2>; > + }; > + > + clkreq-pins { > + pins =3D "gpio1"; > + function =3D "pcie0_clkreq"; > + drive-strength =3D <2>; > + bias-pull-up; > + }; > + > + perst-pins { > + pins =3D "gpio2"; > + function =3D "gpio"; > + input-enable; > + bias-pull-up; > + }; > + }; > + > + pcie1_ep_default_state: pcie1-ep-default-state { > + wake-pins { > + pins =3D "gpio21"; > + function =3D "gpio"; > + drive-strength =3D <2>; > + }; > + > + clkreq-pins { > + pins =3D "gpio22"; > + function =3D "pcie1_clkreq"; > + drive-strength =3D <2>; > + bias-pull-up; > + }; > + > + perst-pins { > + pins =3D "gpio23"; > + function =3D "gpio"; > + input-enable; > + bias-pull-up; > + }; > + }; [Severity: Medium] Does input-enable in perst-pins under pcie0_ep_default_state and pcie1_ep_default_state break dtbs_check validation for Monaco boards? Documentation/devicetree/bindings/pinctrl/qcom,qcs8300-tlmm.yaml validates subnodes against qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state, which sets input-enable: false because Qualcomm TLMM pins do not have an input-buffer enable bit. Dropping input-enable avoids the schema validation failure. --=20 Sashiko AI review =C2=B7 https://sashiko.dev/#/patchset/20261114-monaco_ep-= v3-0-7fe227cdfac0@oss.qualcomm.com?part=3D6 From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A147606A323 for ; Sat, 14 Nov 2026 01:32:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.a=rsa-sha256 header.s=bombadil.20210309 header.b=1NQD01yT; dkim=fail reason="signature verification failed" (2048-bit key) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=EPQ5YN5i DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Reply-To:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:Date:References: In-Reply-To:Cc:To:Subject:From:Message-ID:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Unsubscribe-Post:List-Owner; bh=7cEVSk8WHl+d/q/Ihq70Pnn09Bh7UVSkD54DIn0t+UA=; b=1NQD01yTMDB/Wi9IxXMBa79Yen S+gz9l1x4gNPLhyKmiwYngXwG+ytrA9prrvKx4cjb9zUzXqtk68ZYNHNDIBexVnNquxIjpwNB/pX8 wU17i9Jfdx32GVbArx2iI2PUfZofiwf0JnBHIxgOGJfvoO2qD/XOYYGKi4DLFOrfeedt1tXZB6a1V R/9QplDYzPHwlexiddt62ej+T0q/nlWIfIydRJUZbswtr9a5k8BHBxqYTg0gGj+6GZIujfUMQhhkY REb87F5bZt2dXcnPJ6NlcVjYkb1T2/iec2DkC1dzS2vHz1oDjq+xMDeK3WHGjm+GqQ567FChiCEjH Z5XyKcvA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.100.1 #2 (Red Hat Linux)) id 1xS2d5-0000000F1QK-2kOr; Sat, 14 Nov 2026 01:32:31 +0000 Received: from sea.source.kernel.org ([172.234.252.31]) by bombadil.infradead.org with esmtps (Exim 4.100.1 #2 (Red Hat Linux)) id 1xS2d4-0000000F1Q8-0m6e for linux-phy@lists.infradead.org; Sat, 14 Nov 2026 01:32:30 +0000 Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18]) by sea.source.kernel.org (Postfix) with ESMTP id 9DD6643E18; Sat, 14 Nov 2026 01:32:29 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 108351F000C4; Sat, 14 Nov 2026 01:32:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1794619949; bh=gWz1rPPKkQfCodscL4IKUEZl5uZsAUwtGaxC+435BLU=; h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date; b=EPQ5YN5iUYKbted/l5NUiRljqYSXk8ZT+ymrT2+D9nbBQYky9Ub45w86ErcojrWa2 JfDKo/emXajnP67oJQ8qgMYE2V5GwQUmN6NBt9aXCrzy1cf+UmqSZmqiTHpvY1QrZN wenZLaisytOpLoRYiyKqO5t4MRhqdMwXhAYprTSFUBtaUTbpTPbXqXxKWufLI4IMNa YZh+WUuhjTleIrsioDvw1Sl90wLMZcy8hW3HosXLGbx0lhpZV1s6raYRnb+2TPTqgx +Owh9K6KkBQw8SpP/QYcMr1Nf2xJ7RV4yaVdazfyWODlMPS/7u4zyoMrY/oO7IAy5P td8/oN6Y0nVuA== Message-ID: From: sashiko-bot@kernel.org Subject: Re: [PATCH v3 6/6] arm64: qcom: monaco: Add PCIe Endpoint nodes To: "Krishna Chaitanya Chundru" Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-pci@vger.kernel.org, robh@kernel.org, conor+dt@kernel.org, vkoul@kernel.org, neil.armstrong@linaro.org, olteanv@gmail.com In-Reply-To: <20261114-monaco_ep-v3-6-7fe227cdfac0@oss.qualcomm.com> References: <20261114-monaco_ep-v3-0-7fe227cdfac0@oss.qualcomm.com> <20261114-monaco_ep-v3-6-7fe227cdfac0@oss.qualcomm.com> Date: Sat, 14 Nov 2026 01:32:28 +0000 X-BeenThere: linux-phy@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux Phy Mailing list List-Archive: List-Post: List-Help: List-Subscribe: , Reply-To: sashiko-reviews@lists.linux.dev X-Archived-By: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-phy" X-Spam-Status: No, score=-8.9 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=4.0.1 X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on aws-us-west-2-korg-listserv-alma10-1 VGhhbmsgeW91IGZvciB5b3VyIGNvbnRyaWJ1dGlvbiEgU2FzaGlrbyBBSSByZXZpZXcgZm91bmQg MiBwb3RlbnRpYWwKaXNzdWVzIHRvIGNvbnNpZGVyOgotIFtNZWRpdW1dIGFybTY0OiBkdHM6IHFj b206IG1vbmFjbzogZGlzYWxsb3dlZCBpbnB1dC1lbmFibGUgaW4gcGNpZSBlcAogIHRsbW0gc3Rh dGVzCi0gW0xvd10gYXJtNjQ6IGR0czogcWNvbTogbW9uYWNvOiBib2FyZC1zcGVjaWZpYyBQQ0ll IEVQIEdQSU9zIGFuZAogIHBpbmN0cmwgaW4gU29DIGR0c2kKLS0KCmNvbW1pdCBlMmU1MTNkODE2 YWU5ZTg2ODNhMjE0MTQxOGU1ZjA5Mjk3ZjhkYmQyCkF1dGhvcjogS3Jpc2huYSBDaGFpdGFueWEg Q2h1bmRydSA8a3Jpc2huYS5jaHVuZHJ1QG9zcy5xdWFsY29tbS5jb20+Cgphcm02NDogcWNvbTog bW9uYWNvOiBBZGQgUENJZSBFbmRwb2ludCBub2RlcwoKVGhpcyBjb21taXQgYWRkcyBEZXZpY2VU cmVlIG5vZGVzIGFuZCBUTE1NIHBpbiBjb25maWd1cmF0aW9ucyBmb3IgdGhlIHR3bwpQQ0llIEVu ZHBvaW50IGNvbnRyb2xsZXJzIG9uIFF1YWxjb21tIE1vbmFjbyAoUUNTODMwMCkuCgo+IGRpZmYg LS1naXQgYS9hcmNoL2FybTY0L2Jvb3QvZHRzL3Fjb20vbW9uYWNvLmR0c2kgYi9hcmNoL2FybTY0 L2Jvb3QvZHRzL3Fjb20vbW9uYWNvLmR0c2kKPiBpbmRleCBmMjdmMDk1M2FiOWUwLi40YTEzMjVh YWYwNzI2IDEwMDY0NAo+IC0tLSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvcWNvbS9tb25hY28uZHRz aQo+ICsrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcWNvbS9tb25hY28uZHRzaQoKWyAuLi4gXQoK PiBAQCAtMjQwNiw2ICsyNDA3LDU3IEBAIHBjaWVwb3J0MDogcGNpZUAwIHsKPiAgCQkJfTsKPiAg CQl9Owo+ICAKPiArCQlwY2llMF9lcDogcGNpZS1lcEAxYzAwMDAwIHsKClsgLi4uIF0KCj4gKwkJ CXBoeXMgPSA8JnBjaWUwX3BoeT47Cj4gKwkJCXBoeS1uYW1lcyA9ICJwY2llcGh5IjsKPiArCQkJ cmVzZXQtZ3Bpb3MgPSA8JnRsbW0gMiBHUElPX0FDVElWRV9MT1c+Owo+ICsJCQl3YWtlLWdwaW9z ID0gPCZ0bG1tIDAgR1BJT19BQ1RJVkVfTE9XPjsKPiArCQkJcGluY3RybC0wID0gPCZwY2llMF9l cF9kZWZhdWx0X3N0YXRlPjsKPiArCQkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKPiArCQkJ bnVtLWxhbmVzID0gPDI+Owo+ICsJCQlsaW51eCxwY2ktZG9tYWluID0gPDA+Owo+ICsKPiArCQkJ c3RhdHVzID0gImRpc2FibGVkIjsKPiArCQl9OwoKW1NldmVyaXR5OiBMb3ddClNob3VsZCByZXNl dC1ncGlvcywgd2FrZS1ncGlvcywgYW5kIHRoZSBHUElPIHBpbiBjb25maWd1cmF0aW9ucyBpbgpw Y2llMF9lcF9kZWZhdWx0X3N0YXRlIGFuZCBwY2llMV9lcF9kZWZhdWx0X3N0YXRlIGxpdmUgaW4g Ym9hcmQgRFRTIGZpbGVzCnJhdGhlciB0aGFuIG1vbmFjby5kdHNpPwoKT25seSBncGlvMSAocGNp ZTBfY2xrcmVxKSBhbmQgZ3BpbzIyIChwY2llMV9jbGtyZXEpIGhhdmUgZGVkaWNhdGVkIFBDSWUK cGlubXV4IGZ1bmN0aW9ucyBpbiB0aGUgUUNTODMwMCBUTE1NLiAgVGhlIFBFUlNUIyBhbmQgb3B0 aW9uYWwgV0FLRSMgcGlucwooZ3BpbzAsIGdwaW8yLCBncGlvMjEsIGFuZCBncGlvMjMpIHVzZSBn ZW5lcmljIEdQSU8gbXV4aW5nIHRoYXQgdmFyaWVzIGFjcm9zcwpNb25hY28gYm9hcmRzLCBhbmQg dGhlIFJvb3QgQ29tcGxleCBwY2llMCBhbmQgcGNpZTEgbm9kZXMgaW4gbW9uYWNvLmR0c2kgbGVh dmUKdGhvc2UgcHJvcGVydGllcyB0byB0aGUgYm9hcmQgZmlsZXMuCgpJbiBhZGRpdGlvbiwgcGVy c3QtcGlucyBpbiBwY2llMF9lcF9kZWZhdWx0X3N0YXRlIGFuZCBwY2llMV9lcF9kZWZhdWx0X3N0 YXRlCnNldHMgYmlhcy1wdWxsLXVwIG9uIHRoZSBHUElPX0FDVElWRV9MT1cgcmVzZXQgaW5wdXRz LCB3aGljaCBwdWxscyBhbgp1bmRyaXZlbiBQRVJTVCMgbGluZSBpbnRvIHRoZSBkZWFzc2VydGVk IHN0YXRlIGFuZCB0cmlnZ2VycyBsaW5rIHRyYWluaW5nIGluCnFjb21fcGNpZV9lcF9wZXJzdF9p cnFfdGhyZWFkKCkgaW5zdGVhZCBvZiBrZWVwaW5nIHJlc2V0IGFzc2VydGVkIHdpdGgKYmlhcy1w dWxsLWRvd24uICBJZiBhbnkgcGluY3RybCBub2RlcyByZW1haW4gdW5kZXIgdGxtbSBpbiBtb25h Y28uZHRzaSwgdGhleQpzaG91bGQgYWxzbyBiZSBwbGFjZWQgaW4gYWxwaGFiZXRpY2FsIG9yZGVy IGFmdGVyIGNhbTAtZGVmYXVsdC1zdGF0ZS4KClsgLi4uIF0KCj4gQEAgLTYyMzksNiArNjM0Miw1 MCBAQCB0bG1tOiBwaW5jdHJsQGYxMDAwMDAgewo+ICAJCQkjaW50ZXJydXB0LWNlbGxzID0gPDI+ Owo+ICAJCQl3YWtldXAtcGFyZW50ID0gPCZwZGM+Owo+ICAKPiArCQkJcGNpZTBfZXBfZGVmYXVs dF9zdGF0ZTogcGNpZTAtZXAtZGVmYXVsdC1zdGF0ZSB7Cj4gKwkJCQl3YWtlLXBpbnMgewo+ICsJ CQkJCXBpbnMgPSAiZ3BpbzAiOwo+ICsJCQkJCWZ1bmN0aW9uID0gImdwaW8iOwo+ICsJCQkJCWRy aXZlLXN0cmVuZ3RoID0gPDI+Owo+ICsJCQkJfTsKPiArCj4gKwkJCQljbGtyZXEtcGlucyB7Cj4g KwkJCQkJcGlucyA9ICJncGlvMSI7Cj4gKwkJCQkJZnVuY3Rpb24gPSAicGNpZTBfY2xrcmVxIjsK PiArCQkJCQlkcml2ZS1zdHJlbmd0aCA9IDwyPjsKPiArCQkJCQliaWFzLXB1bGwtdXA7Cj4gKwkJ CQl9Owo+ICsKPiArCQkJCXBlcnN0LXBpbnMgewo+ICsJCQkJCXBpbnMgPSAiZ3BpbzIiOwo+ICsJ CQkJCWZ1bmN0aW9uID0gImdwaW8iOwo+ICsJCQkJCWlucHV0LWVuYWJsZTsKPiArCQkJCQliaWFz LXB1bGwtdXA7Cj4gKwkJCQl9Owo+ICsJCQl9Owo+ICsKPiArCQkJcGNpZTFfZXBfZGVmYXVsdF9z dGF0ZTogcGNpZTEtZXAtZGVmYXVsdC1zdGF0ZSB7Cj4gKwkJCQl3YWtlLXBpbnMgewo+ICsJCQkJ CXBpbnMgPSAiZ3BpbzIxIjsKPiArCQkJCQlmdW5jdGlvbiA9ICJncGlvIjsKPiArCQkJCQlkcml2 ZS1zdHJlbmd0aCA9IDwyPjsKPiArCQkJCX07Cj4gKwo+ICsJCQkJY2xrcmVxLXBpbnMgewo+ICsJ CQkJCXBpbnMgPSAiZ3BpbzIyIjsKPiArCQkJCQlmdW5jdGlvbiA9ICJwY2llMV9jbGtyZXEiOwo+ ICsJCQkJCWRyaXZlLXN0cmVuZ3RoID0gPDI+Owo+ICsJCQkJCWJpYXMtcHVsbC11cDsKPiArCQkJ CX07Cj4gKwo+ICsJCQkJcGVyc3QtcGlucyB7Cj4gKwkJCQkJcGlucyA9ICJncGlvMjMiOwo+ICsJ CQkJCWZ1bmN0aW9uID0gImdwaW8iOwo+ICsJCQkJCWlucHV0LWVuYWJsZTsKPiArCQkJCQliaWFz LXB1bGwtdXA7Cj4gKwkJCQl9Owo+ICsJCQl9OwoKW1NldmVyaXR5OiBNZWRpdW1dCkRvZXMgaW5w dXQtZW5hYmxlIGluIHBlcnN0LXBpbnMgdW5kZXIgcGNpZTBfZXBfZGVmYXVsdF9zdGF0ZSBhbmQK cGNpZTFfZXBfZGVmYXVsdF9zdGF0ZSBicmVhayBkdGJzX2NoZWNrIHZhbGlkYXRpb24gZm9yIE1v bmFjbyBib2FyZHM/CgpEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvcGluY3RybC9x Y29tLHFjczgzMDAtdGxtbS55YW1sIHZhbGlkYXRlcwpzdWJub2RlcyBhZ2FpbnN0IHFjb20sdGxt bS1jb21tb24ueWFtbCMvJGRlZnMvcWNvbS10bG1tLXN0YXRlLCB3aGljaCBzZXRzCmlucHV0LWVu YWJsZTogZmFsc2UgYmVjYXVzZSBRdWFsY29tbSBUTE1NIHBpbnMgZG8gbm90IGhhdmUgYW4gaW5w dXQtYnVmZmVyCmVuYWJsZSBiaXQuICBEcm9wcGluZyBpbnB1dC1lbmFibGUgYXZvaWRzIHRoZSBz Y2hlbWEgdmFsaWRhdGlvbiBmYWlsdXJlLgoKLS0gClNhc2hpa28gQUkgcmV2aWV3IMK3IGh0dHBz Oi8vc2FzaGlrby5kZXYvIy9wYXRjaHNldC8yMDI2MTExNC1tb25hY29fZXAtdjMtMC03ZmUyMjdj ZGZhYzBAb3NzLnF1YWxjb21tLmNvbT9wYXJ0PTYKCi0tIApsaW51eC1waHkgbWFpbGluZyBsaXN0 CmxpbnV4LXBoeUBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHBzOi8vbGlzdHMuaW5mcmFkZWFkLm9y Zy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LXBoeQo=