From: <boyuan.zhang-5C7GfCeVMHo@public.gmane.org>
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
Cc: Boyuan Zhang <boyuan.zhang-5C7GfCeVMHo@public.gmane.org>
Subject: [PATCH 1/5] drm/amdgpu: add system interrupt register offset header
Date: Wed, 18 Jul 2018 16:39:11 -0400 [thread overview]
Message-ID: <1531946355-17488-1-git-send-email-boyuan.zhang@amd.com> (raw)
From: Boyuan Zhang <boyuan.zhang@amd.com>
Add new register offset for enabling system interrupt.
Signed-off-by: Boyuan Zhang <boyuan.zhang@amd.com>
---
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h b/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h
index fe0cbaa..216a401 100644
--- a/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h
+++ b/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h
@@ -307,6 +307,8 @@
#define mmUVD_LMI_CTRL2_BASE_IDX 1
#define mmUVD_MASTINT_EN 0x0540
#define mmUVD_MASTINT_EN_BASE_IDX 1
+#define mmUVD_SYS_INT_EN 0x0541
+#define mmUVD_SYS_INT_EN_BASE_IDX 1
#define mmJPEG_CGC_CTRL 0x0565
#define mmJPEG_CGC_CTRL_BASE_IDX 1
#define mmUVD_LMI_CTRL 0x0566
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
next reply other threads:[~2018-07-18 20:39 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-18 20:39 boyuan.zhang-5C7GfCeVMHo [this message]
[not found] ` <1531946355-17488-1-git-send-email-boyuan.zhang-5C7GfCeVMHo@public.gmane.org>
2018-07-18 20:39 ` [PATCH 2/5] drm/amdgpu: add system interrupt mask for jrbc boyuan.zhang-5C7GfCeVMHo
2018-07-18 20:39 ` [PATCH 3/5] drm/amdgpu: enable system interrupt " boyuan.zhang-5C7GfCeVMHo
[not found] ` <1531946355-17488-3-git-send-email-boyuan.zhang-5C7GfCeVMHo@public.gmane.org>
2018-07-19 18:13 ` Leo Liu
[not found] ` <7ff97103-bd17-3011-103d-a4e2e77099a6-5C7GfCeVMHo@public.gmane.org>
2018-07-19 18:46 ` Zhang, Boyuan
2018-07-19 18:51 ` Alex Deucher
[not found] ` <CADnq5_NFgHpv4Z_2scvRC8y6EYPqUtnsvGXF6g2mD4yEKuQGOw-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-07-23 19:53 ` Boyuan Zhang
[not found] ` <763a42d3-c83b-2272-ec01-e11a14bdaf43-5C7GfCeVMHo@public.gmane.org>
2018-07-24 12:50 ` Christian König
[not found] ` <720bdbc9-eed9-42de-2547-654713e0d20b-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2018-07-25 14:01 ` Boyuan Zhang
[not found] ` <7b6ce506-ec36-6f91-cdef-3e0b21969018-5C7GfCeVMHo@public.gmane.org>
2018-07-25 15:05 ` Alex Deucher
[not found] ` <CADnq5_NoOnf2211EuaPB4vbgSt92seoJViArJtPmc72W=e7a8Q-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-08-09 15:52 ` Boyuan Zhang
2018-07-18 20:39 ` [PATCH 4/5] drm/amdgpu: add emit trap for vcn jpeg boyuan.zhang-5C7GfCeVMHo
2018-07-18 20:39 ` [PATCH 5/5] drm/amdgpu: fix emit frame size and comments for jpeg boyuan.zhang-5C7GfCeVMHo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1531946355-17488-1-git-send-email-boyuan.zhang@amd.com \
--to=boyuan.zhang-5c7gfcevmho@public.gmane.org \
--cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).