From: Hawking Zhang <Hawking.Zhang@amd.com>
To: <amd-gfx@lists.freedesktop.org>, Likun Gao <Likun.Gao@amd.com>
Cc: Hawking Zhang <Hawking.Zhang@amd.com>
Subject: [PATCH 07/13] drm/amdgpu: Use common doorbell helpers in nbio v7_9
Date: Sat, 5 Sep 2026 18:05:32 +0800 [thread overview]
Message-ID: <20260905100538.12877-8-Hawking.Zhang@amd.com> (raw)
In-Reply-To: <20260905100538.12877-1-Hawking.Zhang@amd.com>
Describe the nbio v7_9 S2A doorbell layout and
client-to-port mappings, then build and program
the IH, SDMA, and VCN entries through the common
NBIO helpers.
Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
---
drivers/gpu/drm/amd/amdgpu/nbio_v7_9.c | 377 +++++++++++++------------
1 file changed, 204 insertions(+), 173 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/nbio_v7_9.c b/drivers/gpu/drm/amd/amdgpu/nbio_v7_9.c
index bdfd2917e3ca..6fe57075a954 100644
--- a/drivers/gpu/drm/amd/amdgpu/nbio_v7_9.c
+++ b/drivers/gpu/drm/amd/amdgpu/nbio_v7_9.c
@@ -31,6 +31,131 @@
#define NPS_MODE_MASK 0x000000FFL
+static const struct amdgpu_nbio_doorbell_layout
+nbio_v7_9_doorbell_layout = {
+ .ctrl = {
+ .enable = REG_FIELD_MASK(
+ S2A_DOORBELL_ENTRY_0_CTRL,
+ S2A_DOORBELL_PORT0_ENABLE),
+ .awid = REG_FIELD_MASK(
+ S2A_DOORBELL_ENTRY_0_CTRL,
+ S2A_DOORBELL_PORT0_AWID),
+ .fence_enable = REG_FIELD_MASK(
+ S2A_DOORBELL_ENTRY_0_CTRL,
+ S2A_DOORBELL_PORT0_FENCE_ENABLE),
+ .range_offset = REG_FIELD_MASK(
+ S2A_DOORBELL_ENTRY_0_CTRL,
+ S2A_DOORBELL_PORT0_RANGE_OFFSET),
+ .range_size = REG_FIELD_MASK(
+ S2A_DOORBELL_ENTRY_0_CTRL,
+ S2A_DOORBELL_PORT0_RANGE_SIZE),
+ .disable_64bit = REG_FIELD_MASK(
+ S2A_DOORBELL_ENTRY_0_CTRL,
+ S2A_DOORBELL_PORT0_64BIT_SUPPORT_DIS),
+ .deduct_range_offset = REG_FIELD_MASK(
+ S2A_DOORBELL_ENTRY_0_CTRL,
+ S2A_DOORBELL_PORT0_NEED_DEDUCT_RANGE_OFFSET),
+ .awaddr_31_28 = REG_FIELD_MASK(
+ S2A_DOORBELL_ENTRY_0_CTRL,
+ S2A_DOORBELL_PORT0_AWADDR_31_28_VALUE),
+ },
+};
+
+static void nbio_v7_9_init_doorbell_entry_registers(
+ struct amdgpu_device *adev)
+{
+ static const u8 sdma_port[] = { 1, 2, 5, 6 };
+ struct amdgpu_nbio_doorbell_entries *entries;
+ u32 ctrl_base, dev_inst, local_inst;
+ int i;
+
+ memset(adev->nbio.doorbell_entries, 0,
+ sizeof(adev->nbio.doorbell_entries));
+ adev->nbio.doorbell_layout = &nbio_v7_9_doorbell_layout;
+
+ ctrl_base = SOC15_REG_OFFSET(NBIO, 0,
+ regS2A_DOORBELL_ENTRY_0_CTRL);
+
+ entries = &adev->nbio.doorbell_entries[
+ AMDGPU_NBIO_DOORBELL_CLIENT_IH];
+ entries->num_entries = 1;
+ entries->entry[0].port = 3;
+ entries->entry[0].ctrl_reg = ctrl_base + 3;
+
+ /*
+ * Unlike IH, SDMA and VCN use global SMN addresses. Their callers invoke
+ * the callbacks once per available instance to cover all AIDs across the
+ * die.
+ */
+ entries = &adev->nbio.doorbell_entries[
+ AMDGPU_NBIO_DOORBELL_CLIENT_SDMA];
+ entries->num_entries = adev->sdma.num_instances;
+ if (WARN_ON_ONCE(entries->num_entries >
+ AMDGPU_NBIO_MAX_DOORBELL_INSTANCES) ||
+ WARN_ON_ONCE(entries->num_entries &&
+ !adev->sdma.num_inst_per_aid)) {
+ entries->num_entries = 0;
+ return;
+ }
+ for (i = 0; i < entries->num_entries; i++) {
+ dev_inst = GET_INST(SDMA0, i);
+ local_inst = dev_inst % adev->sdma.num_inst_per_aid;
+ if (WARN_ON_ONCE(local_inst >= ARRAY_SIZE(sdma_port))) {
+ entries->num_entries = 0;
+ return;
+ }
+ entries->entry[i].port = sdma_port[local_inst];
+ entries->entry[i].ctrl_reg =
+ regS2A_DOORBELL_ENTRY_0_CTRL + sdma_port[local_inst];
+ entries->entry[i].use_ext = true;
+ entries->entry[i].reg_inst = adev->sdma.instance[i].aid_id;
+ entries->entry[i].ctrl_reg_base_idx =
+ regS2A_DOORBELL_ENTRY_0_CTRL_BASE_IDX;
+ }
+
+ entries = &adev->nbio.doorbell_entries[
+ AMDGPU_NBIO_DOORBELL_CLIENT_VCN];
+ entries->num_entries = fls(adev->aid_mask);
+ if (WARN_ON_ONCE(entries->num_entries >
+ AMDGPU_NBIO_MAX_DOORBELL_INSTANCES)) {
+ entries->num_entries = 0;
+ return;
+ }
+ for_each_inst(i, adev->aid_mask) {
+ entries->entry[i].port = 4;
+ entries->entry[i].ctrl_reg = regS2A_DOORBELL_ENTRY_4_CTRL;
+ entries->entry[i].use_ext = true;
+ entries->entry[i].reg_inst = i;
+ entries->entry[i].ctrl_reg_base_idx =
+ regS2A_DOORBELL_ENTRY_4_CTRL_BASE_IDX;
+ }
+}
+
+static u32 nbio_v7_9_build_doorbell_range(u32 range_offset,
+ u32 range_size, u32 fence_enable)
+{
+ u32 doorbell_range = 0;
+
+ doorbell_range = REG_SET_FIELD(doorbell_range,
+ DOORBELL0_CTRL_ENTRY_0, BIF_DOORBELL0_RANGE_OFFSET_ENTRY,
+ range_offset);
+ doorbell_range = REG_SET_FIELD(doorbell_range,
+ DOORBELL0_CTRL_ENTRY_0, BIF_DOORBELL0_RANGE_SIZE_ENTRY,
+ range_size);
+ doorbell_range = REG_SET_FIELD(doorbell_range,
+ DOORBELL0_CTRL_ENTRY_0, DOORBELL0_FENCE_ENABLE_ENTRY,
+ fence_enable);
+
+ return doorbell_range;
+}
+
+static void nbio_v7_9_program_doorbell_range(struct amdgpu_device *adev,
+ u32 entry, u32 doorbell_range)
+{
+ WREG32_SOC15_OFFSET(NBIO, 0, regDOORBELL0_CTRL_ENTRY_0,
+ entry, doorbell_range);
+}
+
static void nbio_v7_9_remap_hdp_registers(struct amdgpu_device *adev)
{
WREG32_SOC15(NBIO, 0, regBIF_BX0_REMAP_HDP_MEM_FLUSH_CNTL,
@@ -75,160 +200,80 @@ static u32 nbio_v7_9_get_memsize(struct amdgpu_device *adev)
static void nbio_v7_9_sdma_doorbell_range(struct amdgpu_device *adev, int instance,
bool use_doorbell, int doorbell_index, int doorbell_size)
{
- u32 doorbell_range = 0, doorbell_ctrl = 0;
- int aid_id, dev_inst;
+ static const u8 sdma_awid[] = { 0xe, 0x8, 0x9, 0xa };
+ static const u8 sdma_awaddr[] = { 0x1, 0x2, 0x8, 0x9 };
+ struct amdgpu_nbio_doorbell_fields fields = {
+ .enable = true,
+ .range_size = doorbell_size,
+ };
+ u32 doorbell_range, ctrl;
+ int aid_id, dev_inst, local_inst;
dev_inst = GET_INST(SDMA0, instance);
aid_id = adev->sdma.instance[instance].aid_id;
+ local_inst = dev_inst % adev->sdma.num_inst_per_aid;
- if (use_doorbell == false)
+ if (WARN_ON_ONCE((unsigned int)local_inst >= ARRAY_SIZE(sdma_awid)))
return;
- doorbell_range =
- REG_SET_FIELD(doorbell_range, DOORBELL0_CTRL_ENTRY_0,
- BIF_DOORBELL0_RANGE_OFFSET_ENTRY, doorbell_index);
- doorbell_range =
- REG_SET_FIELD(doorbell_range, DOORBELL0_CTRL_ENTRY_0,
- BIF_DOORBELL0_RANGE_SIZE_ENTRY, doorbell_size);
- doorbell_ctrl =
- REG_SET_FIELD(doorbell_ctrl, S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_ENABLE, 1);
- doorbell_ctrl =
- REG_SET_FIELD(doorbell_ctrl, S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_SIZE, doorbell_size);
-
- switch (dev_inst % adev->sdma.num_inst_per_aid) {
- case 0:
- WREG32_SOC15_OFFSET(NBIO, 0, regDOORBELL0_CTRL_ENTRY_1,
- 4 * aid_id, doorbell_range);
-
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWID, 0xe);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_OFFSET, 0xe);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE,
- 0x1);
- WREG32_SOC15_EXT(NBIO, aid_id, regS2A_DOORBELL_ENTRY_1_CTRL,
- aid_id, doorbell_ctrl);
- break;
- case 1:
- WREG32_SOC15_OFFSET(NBIO, 0, regDOORBELL0_CTRL_ENTRY_2,
- 4 * aid_id, doorbell_range);
-
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWID, 0x8);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_OFFSET, 0x8);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE,
- 0x2);
- WREG32_SOC15_EXT(NBIO, aid_id, regS2A_DOORBELL_ENTRY_2_CTRL,
- aid_id, doorbell_ctrl);
- break;
- case 2:
- WREG32_SOC15_OFFSET(NBIO, 0, regDOORBELL0_CTRL_ENTRY_3,
- 4 * aid_id, doorbell_range);
-
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWID, 0x9);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_OFFSET, 0x9);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE,
- 0x8);
- WREG32_SOC15_EXT(NBIO, aid_id, regS2A_DOORBELL_ENTRY_5_CTRL,
- aid_id, doorbell_ctrl);
- break;
- case 3:
- WREG32_SOC15_OFFSET(NBIO, 0, regDOORBELL0_CTRL_ENTRY_4,
- 4 * aid_id, doorbell_range);
-
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWID, 0xa);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_OFFSET, 0xa);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE,
- 0x9);
- WREG32_SOC15_EXT(NBIO, aid_id, regS2A_DOORBELL_ENTRY_6_CTRL,
- aid_id, doorbell_ctrl);
- break;
- default:
- break;
+ if (!use_doorbell) {
+ nbio_v7_9_program_doorbell_range(adev,
+ 1 + local_inst + 4 * aid_id, 0);
+ amdgpu_nbio_program_doorbell_entry(adev,
+ AMDGPU_NBIO_DOORBELL_CLIENT_SDMA, instance,
+ NULL, NULL);
+ return;
}
+
+ doorbell_range = nbio_v7_9_build_doorbell_range(
+ doorbell_index, doorbell_size, 0);
+ fields.awid = sdma_awid[local_inst];
+ fields.range_offset = fields.awid;
+ fields.awaddr_31_28 = sdma_awaddr[local_inst];
+ if (WARN_ON_ONCE(amdgpu_nbio_build_doorbell_entry(
+ adev, &fields, &ctrl, NULL)))
+ return;
+
+ nbio_v7_9_program_doorbell_range(adev,
+ 1 + local_inst + 4 * aid_id, doorbell_range);
+ amdgpu_nbio_program_doorbell_entry(adev,
+ AMDGPU_NBIO_DOORBELL_CLIENT_SDMA, instance, &ctrl, NULL);
}
static void nbio_v7_9_vcn_doorbell_range(struct amdgpu_device *adev, bool use_doorbell,
int doorbell_index, int instance)
{
- u32 doorbell_range = 0, doorbell_ctrl = 0;
+ struct amdgpu_nbio_doorbell_fields fields = {
+ .enable = true,
+ .awid = 0x4,
+ .range_offset = 0x4,
+ .awaddr_31_28 = 0x4,
+ };
+ u32 doorbell_range, ctrl;
u32 aid_id = instance;
u32 range_size;
- if (use_doorbell) {
- range_size = (amdgpu_ip_version(adev, GC_HWIP, 0) ==
+ if (!use_doorbell) {
+ nbio_v7_9_program_doorbell_range(adev, 17 + aid_id, 0);
+ amdgpu_nbio_program_doorbell_entry(adev,
+ AMDGPU_NBIO_DOORBELL_CLIENT_VCN, aid_id,
+ NULL, NULL);
+ return;
+ }
+
+ range_size = (amdgpu_ip_version(adev, GC_HWIP, 0) ==
IP_VERSION(9, 5, 0)) ?
0xb : 0x9;
- doorbell_range = REG_SET_FIELD(doorbell_range,
- DOORBELL0_CTRL_ENTRY_0,
- BIF_DOORBELL0_RANGE_OFFSET_ENTRY,
- doorbell_index);
- doorbell_range = REG_SET_FIELD(doorbell_range,
- DOORBELL0_CTRL_ENTRY_0,
- BIF_DOORBELL0_RANGE_SIZE_ENTRY,
- range_size);
- if (aid_id)
- doorbell_range = REG_SET_FIELD(doorbell_range,
- DOORBELL0_CTRL_ENTRY_0,
- DOORBELL0_FENCE_ENABLE_ENTRY,
- 0x4);
-
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_ENABLE, 1);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWID, 0x4);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_OFFSET, 0x4);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_SIZE, range_size);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE, 0x4);
-
- WREG32_SOC15_OFFSET(NBIO, 0, regDOORBELL0_CTRL_ENTRY_17,
- aid_id, doorbell_range);
- WREG32_SOC15_EXT(NBIO, aid_id, regS2A_DOORBELL_ENTRY_4_CTRL,
- aid_id, doorbell_ctrl);
- } else {
- doorbell_range = REG_SET_FIELD(doorbell_range,
- DOORBELL0_CTRL_ENTRY_0,
- BIF_DOORBELL0_RANGE_SIZE_ENTRY, 0);
- doorbell_ctrl = REG_SET_FIELD(doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_SIZE, 0);
-
- WREG32_SOC15_OFFSET(NBIO, 0, regDOORBELL0_CTRL_ENTRY_17,
- aid_id, doorbell_range);
- WREG32_SOC15_EXT(NBIO, aid_id, regS2A_DOORBELL_ENTRY_4_CTRL,
- aid_id, doorbell_ctrl);
- }
+ doorbell_range = nbio_v7_9_build_doorbell_range(
+ doorbell_index, range_size, aid_id ? 0x4 : 0);
+ fields.range_size = range_size;
+ if (WARN_ON_ONCE(amdgpu_nbio_build_doorbell_entry(
+ adev, &fields, &ctrl, NULL)))
+ return;
+
+ nbio_v7_9_program_doorbell_range(adev, 17 + aid_id, doorbell_range);
+ amdgpu_nbio_program_doorbell_entry(adev,
+ AMDGPU_NBIO_DOORBELL_CLIENT_VCN, aid_id, &ctrl, NULL);
}
static void nbio_v7_9_enable_doorbell_aperture(struct amdgpu_device *adev,
@@ -265,44 +310,28 @@ static void nbio_v7_9_enable_doorbell_selfring_aperture(struct amdgpu_device *ad
static void nbio_v7_9_ih_doorbell_range(struct amdgpu_device *adev,
bool use_doorbell, int doorbell_index)
{
- u32 ih_doorbell_range = 0, ih_doorbell_ctrl = 0;
-
- if (use_doorbell) {
- ih_doorbell_range = REG_SET_FIELD(ih_doorbell_range,
- DOORBELL0_CTRL_ENTRY_0,
- BIF_DOORBELL0_RANGE_OFFSET_ENTRY,
- doorbell_index);
- ih_doorbell_range = REG_SET_FIELD(ih_doorbell_range,
- DOORBELL0_CTRL_ENTRY_0,
- BIF_DOORBELL0_RANGE_SIZE_ENTRY,
- 0x8);
-
- ih_doorbell_ctrl = REG_SET_FIELD(ih_doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_ENABLE, 1);
- ih_doorbell_ctrl = REG_SET_FIELD(ih_doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWID, 0);
- ih_doorbell_ctrl = REG_SET_FIELD(ih_doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_OFFSET, 0);
- ih_doorbell_ctrl = REG_SET_FIELD(ih_doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_SIZE, 0x8);
- ih_doorbell_ctrl = REG_SET_FIELD(ih_doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE, 0);
- } else {
- ih_doorbell_range = REG_SET_FIELD(ih_doorbell_range,
- DOORBELL0_CTRL_ENTRY_0,
- BIF_DOORBELL0_RANGE_SIZE_ENTRY, 0);
- ih_doorbell_ctrl = REG_SET_FIELD(ih_doorbell_ctrl,
- S2A_DOORBELL_ENTRY_1_CTRL,
- S2A_DOORBELL_PORT1_RANGE_SIZE, 0);
+ const struct amdgpu_nbio_doorbell_fields fields = {
+ .enable = true,
+ .range_size = 0x8,
+ };
+ u32 doorbell_range, ctrl;
+
+ if (!use_doorbell) {
+ nbio_v7_9_program_doorbell_range(adev, 0, 0);
+ amdgpu_nbio_program_doorbell_entry(adev,
+ AMDGPU_NBIO_DOORBELL_CLIENT_IH, 0, NULL, NULL);
+ return;
}
- WREG32_SOC15(NBIO, 0, regDOORBELL0_CTRL_ENTRY_0, ih_doorbell_range);
- WREG32_SOC15(NBIO, 0, regS2A_DOORBELL_ENTRY_3_CTRL, ih_doorbell_ctrl);
+ doorbell_range = nbio_v7_9_build_doorbell_range(
+ doorbell_index, 0x8, 0);
+ if (WARN_ON_ONCE(amdgpu_nbio_build_doorbell_entry(
+ adev, &fields, &ctrl, NULL)))
+ return;
+
+ nbio_v7_9_program_doorbell_range(adev, 0, doorbell_range);
+ amdgpu_nbio_program_doorbell_entry(adev,
+ AMDGPU_NBIO_DOORBELL_CLIENT_IH, 0, &ctrl, NULL);
}
@@ -435,6 +464,8 @@ static void nbio_v7_9_init_registers(struct amdgpu_device *adev)
u32 inst_mask;
int i;
+ nbio_v7_9_init_doorbell_entry_registers(adev);
+
WREG32_SOC15(NBIO, 0, regXCC_DOORBELL_FENCE,
0xff & ~(adev->gfx.xcc_mask));
--
2.17.1
next prev parent reply other threads:[~2026-09-05 10:06 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-05 10:05 [PATCH 00/13] drm/amdgpu: Simplify nbio doorbell range programming Hawking Zhang
2026-09-05 10:05 ` [PATCH 01/13] drm/amdgpu: Add common NBIO doorbell entry helpers Hawking Zhang
2026-09-05 10:05 ` [PATCH 02/13] drm/amdgpu: Add nbio v6_3_2 doorbell layout Hawking Zhang
2026-09-05 10:05 ` [PATCH 03/13] drm/amdgpu: Use common doorbell helpers in nbio v6_3_2 Hawking Zhang
2026-09-05 10:05 ` [PATCH 04/13] drm/amdgpu: Add nbio v4_3 doorbell layout Hawking Zhang
2026-09-05 10:05 ` [PATCH 05/13] drm/amdgpu: Use common doorbell helpers in nbio v4_3 Hawking Zhang
2026-09-05 10:05 ` [PATCH 06/13] drm/amdgpu: Support doorbell range programming through smn Hawking Zhang
2026-09-05 10:05 ` Hawking Zhang [this message]
2026-09-05 10:05 ` [PATCH 08/13] drm/amdgpu: Use common doorbell helpers in nbio v7_11_5 Hawking Zhang
2026-09-05 10:05 ` [PATCH 09/13] drm/amdgpu: Add nbif v4_10_0 ip headers Hawking Zhang
2026-09-05 10:05 ` [PATCH 10/13] drm/amdgpu: Add nbio v7_11_4 support Hawking Zhang
2026-09-05 10:05 ` [PATCH 11/13] drm/amdgpu: Drop nbio v7_11_x support from nbif v6_3_1 Hawking Zhang
2026-09-05 10:05 ` [PATCH 12/13] drm/amdgpu: Use common doorbell helpers in nbio v7_11_4 Hawking Zhang
2026-09-05 10:05 ` [PATCH 13/13] drm/amdgpu: Use common doorbell helpers in nbif v6_3_1 Hawking Zhang
2026-09-07 3:56 ` Gao, Likun
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260905100538.12877-8-Hawking.Zhang@amd.com \
--to=hawking.zhang@amd.com \
--cc=Likun.Gao@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox