From: "Lazar, Lijo" <lijo.lazar@amd.com>
To: Asad Kamal <asad.kamal@amd.com>, amd-gfx@lists.freedesktop.org
Cc: hawking.zhang@amd.com, le.ma@amd.com, shiwu.zhang@amd.com,
alexander.deucher@amd.com, KevinYang.Wang@amd.com
Subject: Re: [PATCH v3 3/4] drm/amd/pm: Expose ppt1 limit for gc_v9_5_0
Date: Thu, 6 Nov 2025 21:42:30 +0530 [thread overview]
Message-ID: <6c64f5e6-e69e-4d14-9262-17b27112ed7e@amd.com> (raw)
In-Reply-To: <20251106153328.3783505-3-asad.kamal@amd.com>
On 11/6/2025 9:03 PM, Asad Kamal wrote:
> Expose power2_cap hwmon node for retrieving and configuring ppt1
> limit on supported boards for gc_v9_5_0
>
> v2: Remove version check (Lijo)
>
> v3: Remove power2_average (Lijo)
Sorry, this one needs to be a separate patch. I didn't mean to combine
with this series.
Thanks,
Lijo
>
> Signed-off-by: Asad Kamal <asad.kamal@amd.com>
> ---
> drivers/gpu/drm/amd/pm/amdgpu_pm.c | 15 ++++++++-------
> drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c | 2 ++
> 2 files changed, 10 insertions(+), 7 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> index 69aa8e22f103..d9e37fd6e186 100644
> --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> @@ -3373,7 +3373,9 @@ static ssize_t amdgpu_hwmon_show_power_label(struct device *dev,
> to_sensor_dev_attr(attr)->index == PP_PWR_TYPE_FAST ?
> "fastPPT" : "slowPPT");
> else
> - return sysfs_emit(buf, "PPT\n");
> + return sysfs_emit(buf, "%s\n",
> + to_sensor_dev_attr(attr)->index == PP_PWR_TYPE_FAST ?
> + "PPT1" : "PPT");
> }
>
> static ssize_t amdgpu_hwmon_set_power_cap(struct device *dev,
> @@ -3578,7 +3580,6 @@ static SENSOR_DEVICE_ATTR(power1_cap_min, S_IRUGO, amdgpu_hwmon_show_power_cap_m
> static SENSOR_DEVICE_ATTR(power1_cap, S_IRUGO | S_IWUSR, amdgpu_hwmon_show_power_cap, amdgpu_hwmon_set_power_cap, 0);
> static SENSOR_DEVICE_ATTR(power1_cap_default, S_IRUGO, amdgpu_hwmon_show_power_cap_default, NULL, 0);
> static SENSOR_DEVICE_ATTR(power1_label, S_IRUGO, amdgpu_hwmon_show_power_label, NULL, 0);
> -static SENSOR_DEVICE_ATTR(power2_average, S_IRUGO, amdgpu_hwmon_show_power_avg, NULL, 1);
> static SENSOR_DEVICE_ATTR(power2_cap_max, S_IRUGO, amdgpu_hwmon_show_power_cap_max, NULL, 1);
> static SENSOR_DEVICE_ATTR(power2_cap_min, S_IRUGO, amdgpu_hwmon_show_power_cap_min, NULL, 1);
> static SENSOR_DEVICE_ATTR(power2_cap, S_IRUGO | S_IWUSR, amdgpu_hwmon_show_power_cap, amdgpu_hwmon_set_power_cap, 1);
> @@ -3627,7 +3628,6 @@ static struct attribute *hwmon_attributes[] = {
> &sensor_dev_attr_power1_cap.dev_attr.attr,
> &sensor_dev_attr_power1_cap_default.dev_attr.attr,
> &sensor_dev_attr_power1_label.dev_attr.attr,
> - &sensor_dev_attr_power2_average.dev_attr.attr,
> &sensor_dev_attr_power2_cap_max.dev_attr.attr,
> &sensor_dev_attr_power2_cap_min.dev_attr.attr,
> &sensor_dev_attr_power2_cap.dev_attr.attr,
> @@ -3826,13 +3826,14 @@ static umode_t hwmon_attributes_visible(struct kobject *kobj,
> return 0;
>
> /* only Vangogh has fast PPT limit and power labels */
> - if (!(gc_ver == IP_VERSION(10, 3, 1)) &&
> - (attr == &sensor_dev_attr_power2_average.dev_attr.attr ||
> - attr == &sensor_dev_attr_power2_cap_max.dev_attr.attr ||
> + if ((attr == &sensor_dev_attr_power2_cap_max.dev_attr.attr ||
> attr == &sensor_dev_attr_power2_cap_min.dev_attr.attr ||
> attr == &sensor_dev_attr_power2_cap.dev_attr.attr ||
> attr == &sensor_dev_attr_power2_cap_default.dev_attr.attr ||
> - attr == &sensor_dev_attr_power2_label.dev_attr.attr))
> + attr == &sensor_dev_attr_power2_label.dev_attr.attr) &&
> + (amdgpu_dpm_get_power_limit(adev, &tmp,
> + PP_PWR_LIMIT_MAX,
> + PP_PWR_TYPE_FAST) == -EOPNOTSUPP))
> return 0;
>
> return effective_mode;
> diff --git a/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c b/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
> index c0e7c45ac0e6..8b49fb86c77b 100644
> --- a/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
> +++ b/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
> @@ -2938,6 +2938,8 @@ int smu_get_power_limit(void *handle,
> if (limit_type != SMU_DEFAULT_PPT_LIMIT) {
> if (smu->ppt_funcs->get_ppt_limit)
> ret = smu->ppt_funcs->get_ppt_limit(smu, limit, limit_type, limit_level);
> + else
> + return -EOPNOTSUPP;
> } else {
> switch (limit_level) {
> case SMU_PPT_LIMIT_CURRENT:
next prev parent reply other threads:[~2025-11-06 16:12 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-06 15:33 [PATCH v3 1/4] drm/amd/pm: Update pmfw headers for smuv_13_0_12 Asad Kamal
2025-11-06 15:33 ` [PATCH v3 2/4] drm/amd/pm: Add ppt1 support for smu_v13_0_12 Asad Kamal
2025-11-06 15:33 ` [PATCH v3 3/4] drm/amd/pm: Expose ppt1 limit for gc_v9_5_0 Asad Kamal
2025-11-06 16:12 ` Lazar, Lijo [this message]
2025-11-06 15:33 ` [PATCH v3 4/4] drm/amd/pm: Enable ppt1 caps for smu_v13_0_12 Asad Kamal
2025-11-06 16:13 ` Lazar, Lijo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=6c64f5e6-e69e-4d14-9262-17b27112ed7e@amd.com \
--to=lijo.lazar@amd.com \
--cc=KevinYang.Wang@amd.com \
--cc=alexander.deucher@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
--cc=asad.kamal@amd.com \
--cc=hawking.zhang@amd.com \
--cc=le.ma@amd.com \
--cc=shiwu.zhang@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox