From: Felix Kuehling <felix.kuehling@amd.com>
To: Graham Sider <Graham.Sider@amd.com>, amd-gfx@lists.freedesktop.org
Cc: Alexander.Deucher@amd.com
Subject: Re: [PATCH v2 2/4] drm/amdkfd: add kfd_device_info_init function
Date: Fri, 19 Nov 2021 16:19:57 -0500 [thread overview]
Message-ID: <7a682c56-817b-2658-b370-19875e3fe06e@amd.com> (raw)
In-Reply-To: <20211119195258.2173551-2-Graham.Sider@amd.com>
On 2021-11-19 2:52 p.m., Graham Sider wrote:
> Initializes device_info structs given either asic_type (enum) if GFX
> version is less than GFX9, or GC IP version if greater. Also takes in vf
> and the target compiler gfx version.
>
> Inclusion/exclusion to certain conditions for certain GC IP versions may
> be necessary on npi bringup on a case-by-case basis, but for the most
> part should be minimal (e.g. adding one || asic_version == IP_VERSION(X ,X, X) case).
>
> Signed-off-by: Graham Sider <Graham.Sider@amd.com>
> ---
> drivers/gpu/drm/amd/amdkfd/kfd_device.c | 61 +++++++++++++++++++++++++
> 1 file changed, 61 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/amdkfd/kfd_device.c b/drivers/gpu/drm/amd/amdkfd/kfd_device.c
> index e11fc4e20c32..676cb9c3166c 100644
> --- a/drivers/gpu/drm/amd/amdkfd/kfd_device.c
> +++ b/drivers/gpu/drm/amd/amdkfd/kfd_device.c
> @@ -511,6 +511,67 @@ static void kfd_gtt_sa_fini(struct kfd_dev *kfd);
>
> static int kfd_resume(struct kfd_dev *kfd);
>
> +static void kfd_device_info_init(struct kfd_dev *kfd,
> + struct kfd_device_info *device_info,
> + bool vf, uint32_t gfx_target_version)
This will give you a compile warning about an unused static function.
Maybe squash this with the commit that actually starts using this function.
> +{
> + uint32_t gc_version = KFD_GC_VERSION(kfd);
> + uint32_t asic_type = kfd->adev->asic_type;
> +
> + device_info->max_pasid_bits = 16;
> + device_info->max_no_of_hqd = 24;
> + device_info->num_of_watch_points = 4;
> + device_info->mqd_size_aligned = MQD_SIZE_ALIGNED;
> + device_info->gfx_target_version = gfx_target_version;
> +
> + if (KFD_IS_SOC15(kfd)) {
> + device_info->doorbell_size = 8;
> + device_info->ih_ring_entry_size = 8 * sizeof(uint32_t);
> + device_info->event_interrupt_class = &event_interrupt_class_v9;
> + device_info->supports_cwsr = true;
> +
> + if ((gc_version >= IP_VERSION(9, 0, 1) &&
> + gc_version <= IP_VERSION(9, 3, 0)) ||
> + gc_version == IP_VERSION(10, 3, 1) ||
> + gc_version == IP_VERSION(10, 3, 3))
> + device_info->num_sdma_queues_per_engine = 2;
> + else
> + device_info->num_sdma_queues_per_engine = 8;
I feel this should be based on the SDMA IP version, not the GC IP version.
> +
> + /* Navi2x+, Navi1x+ */
> + if (gc_version >= IP_VERSION(10, 3, 0))
There needs to be a maximum check here. This case should not
automatically apply to future ASICs e.g. GFX11.
> + device_info->no_atomic_fw_version = 145;
> + else if (gc_version >= IP_VERSION(10, 1, 1))
> + device_info->no_atomic_fw_version = 92;
> +
> + /* Raven */
> + if (gc_version == IP_VERSION(9, 1, 0) ||
> + gc_version == IP_VERSION(9, 2, 2))
> + device_info->needs_iommu_device = true;
> +
> + /* Navi1x+ */
> + if (gc_version >= IP_VERSION(10, 1, 1))
There needs to be a maximum check here. On future ASICs (maybe GFX11) I
would not expect atomics to be required.
Regards,
Felix
> + device_info->needs_pci_atomics = true;
> + } else {
> + device_info->doorbell_size = 4;
> + device_info->ih_ring_entry_size = 4 * sizeof(uint32_t);
> + device_info->event_interrupt_class = &event_interrupt_class_cik;
> + device_info->num_sdma_queues_per_engine = 2;
> +
> + if (asic_type != CHIP_KAVERI &&
> + asic_type != CHIP_HAWAII &&
> + asic_type != CHIP_TONGA)
> + device_info->supports_cwsr = true;
> +
> + if (asic_type == CHIP_KAVERI ||
> + asic_type == CHIP_CARRIZO)
> + device_info->needs_iommu_device = true;
> +
> + if (asic_type != CHIP_HAWAII && !vf)
> + device_info->needs_pci_atomics = true;
> + }
> +}
> +
> struct kfd_dev *kgd2kfd_probe(struct amdgpu_device *adev, bool vf)
> {
> struct kfd_dev *kfd;
next prev parent reply other threads:[~2021-11-19 21:20 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-19 19:52 [PATCH v2 1/4] drm/amdkfd: replace asic_name with amdgpu_asic_name Graham Sider
2021-11-19 19:52 ` [PATCH v2 2/4] drm/amdkfd: add kfd_device_info_init function Graham Sider
2021-11-19 21:19 ` Felix Kuehling [this message]
2021-11-22 15:25 ` Sider, Graham
2021-11-22 17:37 ` Felix Kuehling
2021-11-19 19:52 ` [PATCH v2 3/4] drm/amdkfd: move to dynamic device_info creation Graham Sider
2021-11-19 21:30 ` Felix Kuehling
2021-11-22 15:32 ` Sider, Graham
2021-11-19 19:52 ` [PATCH v2 4/4] drm/amdkfd: remove hardcoded device_info structs Graham Sider
2021-11-19 21:30 ` Felix Kuehling
2021-11-19 21:11 ` [PATCH v2 1/4] drm/amdkfd: replace asic_name with amdgpu_asic_name Felix Kuehling
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7a682c56-817b-2658-b370-19875e3fe06e@amd.com \
--to=felix.kuehling@amd.com \
--cc=Alexander.Deucher@amd.com \
--cc=Graham.Sider@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox