AMD-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Harry Wentland <hwentlan-5C7GfCeVMHo@public.gmane.org>
To: "Lakha,
	Bhawanpreet" <Bhawanpreet.Lakha-5C7GfCeVMHo@public.gmane.org>,
	"amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org"
	<amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org>
Cc: "Li, Sun peng (Leo)" <Sunpeng.Li-5C7GfCeVMHo@public.gmane.org>,
	"Wentland, Harry" <Harry.Wentland-5C7GfCeVMHo@public.gmane.org>
Subject: Re: [PATCH 00/26] Renoir DC Patches
Date: Fri, 11 Oct 2019 16:01:58 +0000	[thread overview]
Message-ID: <97eeb548-811e-2049-7bcd-e3d30bd62f3c@amd.com> (raw)
In-Reply-To: <20191009210613.17929-1-Bhawanpreet.Lakha-5C7GfCeVMHo@public.gmane.org>

Series is
Acked-by: Harry Wentland <harry.wentland@amd.com>

Harry

On 2019-10-09 5:05 p.m., Bhawanpreet Lakha wrote:
> Hi all,
> 
> There was a delta betwwen internal dcn21 code and upstream dcn21 code.
> These changes bring them inline.
> 
> 
> Summary of Changes
> *Add RN registors
> *Add dcn12 hwseq and link_encoder
> *RN specific fixes
> *aux timeout support
> *bounding box changes
> 
> Bhawanpreet Lakha (12):
>   drm/amd/display: Add DP_DPHY_INTERNAL_CTR regs
>   drm/amd/display: Add DCN_BASE regs
>   drm/amd/display: Add renoir hw_seq
>   drm/amd/display: create dcn21_link_encoder files
>   drm/amd/display: add REFCYC_PER_TRIP_TO_MEMORY programming
>   drm/amd/display: fix incorrect page table address for renoir
>   drm/amd/display: add detile buffer size for renoir
>   drm/amd/display: update dcn21 hubbub registers
>   drm/amd/display: update renoir bounding box and res_caps
>   drm/amd/display: change PP_SM defs to 8
>   drm/amd/display: handle "18" case in TruncToValidBPP
>   drm/amd/display: use requested_dispclk_khz instead of clk
> 
> Dmytro Laktyushkin (4):
>   drm/amd/display: enable hostvm based on roimmu active for dcn2.1
>   drm/amd/display: initialize RN gpuvm context programming function
>   drm/amd/display: correct dcn21 NUM_VMID to 16
>   drm/amd/display: update odm mode validation to be in line with policy
> 
> Eric Yang (2):
>   drm/amd/display: use dcn10 version of program tiling on Renoir
>   drm/amd/display: add sanity check for clk table from smu
> 
> Lewis Huang (3):
>   drm/amd/display: move the bounding box patch before calculate wm
>   drm/amd/display: Temporary workaround to toggle watermark setting
>   drm/amd/display: enable smu set dcfclk
> 
> Michael Strauss (1):
>   drm/amd/display: Fix rn audio playback and video playback speed
> 
> Sung Lee (1):
>   drm/amd/display: add dummy functions to smu for Renoir Silicon Diags
> 
> abdoulaye berthe (2):
>   drm/amd/display: update register field access mechanism
>   drm/amd/display: configurable aux timeout support
> 
> joseph gravenor (1):
>   drm/amd/display: fix header for RN clk mgr
> 
>  .../amd/display/dc/clk_mgr/dcn21/rn_clk_mgr.c |  23 +-
>  .../dc/clk_mgr/dcn21/rn_clk_mgr_vbios_smu.c   |  19 +-
>  .../gpu/drm/amd/display/dc/core/dc_link_ddc.c |  14 +
>  drivers/gpu/drm/amd/display/dc/dc.h           |   2 +
>  drivers/gpu/drm/amd/display/dc/dce/dce_aux.c  |  82 +++-
>  drivers/gpu/drm/amd/display/dc/dce/dce_aux.h  | 187 ++++++++-
>  .../gpu/drm/amd/display/dc/dce/dce_hwseq.h    |   1 +
>  .../amd/display/dc/dce100/dce100_resource.c   |  15 +-
>  .../amd/display/dc/dce110/dce110_resource.c   |  14 +-
>  .../amd/display/dc/dce112/dce112_resource.c   |  15 +-
>  .../amd/display/dc/dce120/dce120_resource.c   |  15 +-
>  .../drm/amd/display/dc/dce80/dce80_resource.c |  14 +-
>  .../amd/display/dc/dcn10/dcn10_hw_sequencer.c |   4 +
>  .../amd/display/dc/dcn10/dcn10_link_encoder.h |  35 +-
>  .../drm/amd/display/dc/dcn10/dcn10_resource.c |  15 +-
>  .../drm/amd/display/dc/dcn20/dcn20_hwseq.c    |   4 +
>  .../amd/display/dc/dcn20/dcn20_link_encoder.h |   7 +
>  .../drm/amd/display/dc/dcn20/dcn20_resource.c |  31 +-
>  drivers/gpu/drm/amd/display/dc/dcn21/Makefile |   2 +-
>  .../drm/amd/display/dc/dcn21/dcn21_hubbub.c   | 116 ++++--
>  .../drm/amd/display/dc/dcn21/dcn21_hubbub.h   |  34 +-
>  .../gpu/drm/amd/display/dc/dcn21/dcn21_hubp.c |   4 +-
>  .../drm/amd/display/dc/dcn21/dcn21_hwseq.c    | 122 ++++++
>  .../drm/amd/display/dc/dcn21/dcn21_hwseq.h    |  33 ++
>  .../amd/display/dc/dcn21/dcn21_link_encoder.c | 384 ++++++++++++++++++
>  .../amd/display/dc/dcn21/dcn21_link_encoder.h |  51 +++
>  .../drm/amd/display/dc/dcn21/dcn21_resource.c | 269 ++++++++++--
>  drivers/gpu/drm/amd/display/dc/dm_pp_smu.h    |   6 +-
>  .../dc/dml/dcn21/display_mode_vba_21.c        |  11 +-
>  .../gpu/drm/amd/display/dc/inc/dc_link_ddc.h  |   3 +
>  .../gpu/drm/amd/display/dc/inc/dc_link_dp.h   |   2 +
>  .../drm/amd/display/dc/inc/hw/aux_engine.h    |   3 +
>  .../gpu/drm/amd/display/dc/inc/hw/dchubbub.h  |   1 +
>  .../gpu/drm/amd/display/dc/inc/hw/mem_input.h |   1 +
>  .../gpu/drm/amd/display/dc/inc/hw_sequencer.h |   3 +
>  .../include/asic_reg/dcn/dcn_2_1_0_offset.h   |  10 +
>  .../gpu/drm/amd/include/renoir_ip_offset.h    |  34 ++
>  37 files changed, 1461 insertions(+), 125 deletions(-)
>  create mode 100644 drivers/gpu/drm/amd/display/dc/dcn21/dcn21_hwseq.c
>  create mode 100644 drivers/gpu/drm/amd/display/dc/dcn21/dcn21_hwseq.h
>  create mode 100644 drivers/gpu/drm/amd/display/dc/dcn21/dcn21_link_encoder.c
>  create mode 100644 drivers/gpu/drm/amd/display/dc/dcn21/dcn21_link_encoder.h
> 
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

      parent reply	other threads:[~2019-10-11 16:01 UTC|newest]

Thread overview: 28+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-10-09 21:05 [PATCH 00/26] Renoir DC Patches Bhawanpreet Lakha
     [not found] ` <20191009210613.17929-1-Bhawanpreet.Lakha-5C7GfCeVMHo@public.gmane.org>
2019-10-09 21:05   ` [PATCH 01/26] drm/amd/display: update register field access mechanism Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 02/26] drm/amd/display: configurable aux timeout support Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 03/26] drm/amd/display: Add DP_DPHY_INTERNAL_CTR regs Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 04/26] drm/amd/display: Add DCN_BASE regs Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 05/26] drm/amd/display: Add renoir hw_seq Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 06/26] drm/amd/display: create dcn21_link_encoder files Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 07/26] drm/amd/display: add REFCYC_PER_TRIP_TO_MEMORY programming Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 08/26] drm/amd/display: move the bounding box patch before calculate wm Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 09/26] drm/amd/display: enable hostvm based on roimmu active for dcn2.1 Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 10/26] drm/amd/display: fix incorrect page table address for renoir Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 11/26] drm/amd/display: Temporary workaround to toggle watermark setting Bhawanpreet Lakha
2019-10-09 21:05   ` [PATCH 12/26] drm/amd/display: initialize RN gpuvm context programming function Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 13/26] drm/amd/display: use dcn10 version of program tiling on Renoir Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 14/26] drm/amd/display: correct dcn21 NUM_VMID to 16 Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 15/26] drm/amd/display: add detile buffer size for renoir Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 16/26] drm/amd/display: update dcn21 hubbub registers Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 17/26] drm/amd/display: update renoir bounding box and res_caps Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 18/26] drm/amd/display: change PP_SM defs to 8 Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 19/26] drm/amd/display: add dummy functions to smu for Renoir Silicon Diags Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 20/26] drm/amd/display: update odm mode validation to be in line with policy Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 21/26] drm/amd/display: handle "18" case in TruncToValidBPP Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 22/26] drm/amd/display: Fix rn audio playback and video playback speed Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 23/26] drm/amd/display: add sanity check for clk table from smu Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 24/26] drm/amd/display: fix header for RN clk mgr Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 25/26] drm/amd/display: enable smu set dcfclk Bhawanpreet Lakha
2019-10-09 21:06   ` [PATCH 26/26] drm/amd/display: use requested_dispclk_khz instead of clk Bhawanpreet Lakha
2019-10-11 16:01   ` Harry Wentland [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=97eeb548-811e-2049-7bcd-e3d30bd62f3c@amd.com \
    --to=hwentlan-5c7gfcevmho@public.gmane.org \
    --cc=Bhawanpreet.Lakha-5C7GfCeVMHo@public.gmane.org \
    --cc=Harry.Wentland-5C7GfCeVMHo@public.gmane.org \
    --cc=Sunpeng.Li-5C7GfCeVMHo@public.gmane.org \
    --cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox