AMD-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Leo Liu <leo.liu-5C7GfCeVMHo@public.gmane.org>
To: James Zhu <jzhums-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
	amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
Cc: james.zhu-5C7GfCeVMHo@public.gmane.org
Subject: Re: [PATCH] drm/amdgpu:Replace value with defined macro
Date: Wed, 3 Oct 2018 09:10:43 -0400	[thread overview]
Message-ID: <cb62794d-084b-e698-13bb-b0da9ceabce5@amd.com> (raw)
In-Reply-To: <1538500848-13846-1-git-send-email-James.Zhu-5C7GfCeVMHo@public.gmane.org>



On 10/02/2018 01:20 PM, James Zhu wrote:
> Replace value with defined macro to make
> code more readable
>
> Signed-off-by: James Zhu <James.Zhu@amd.com>
> ---
>   drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c |  7 +++++--
>   drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c   | 12 +++++++-----
>   2 files changed, 12 insertions(+), 7 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
> index 12a60ec..7ad352c 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
> @@ -309,14 +309,17 @@ static int amdgpu_vcn_pause_dpg_mode(struct amdgpu_device *adev,
>   				/* Restore */
>   				ring = &adev->vcn.ring_jpeg;
>   				WREG32_SOC15(UVD, 0, mmUVD_LMI_JRBC_RB_VMID, 0);
> -				WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL, 0x00000001L | 0x00000002L);
> +				WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL,
> +							UVD_JRBC_RB_CNTL__RB_NO_FETCH_MASK |
> +							UVD_JRBC_RB_CNTL__RB_RPTR_WR_EN_MASK);
Please use same indentation like below. With that fixed, the patch is
Acked-by: Leo Liu <leo.liu@amd.com>



>   				WREG32_SOC15(UVD, 0, mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW,
>   					     lower_32_bits(ring->gpu_addr));
>   				WREG32_SOC15(UVD, 0, mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH,
>   					     upper_32_bits(ring->gpu_addr));
>   				WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_RPTR, ring->wptr);
>   				WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_WPTR, ring->wptr);
> -				WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL, 0x00000002L);
> +				WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL,
> +							UVD_JRBC_RB_CNTL__RB_RPTR_WR_EN_MASK);
>   
>   				ring = &adev->vcn.ring_dec;
>   				WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR,
> diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
> index 78a3115b..8c53fb4 100644
> --- a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
> @@ -810,12 +810,12 @@ static int vcn_v1_0_start_spg_mode(struct amdgpu_device *adev)
>   
>   		for (j = 0; j < 100; ++j) {
>   			status = RREG32_SOC15(UVD, 0, mmUVD_STATUS);
> -			if (status & 2)
> +			if (status & UVD_STATUS__IDLE)
>   				break;
>   			mdelay(10);
>   		}
>   		r = 0;
> -		if (status & 2)
> +		if (status & UVD_STATUS__IDLE)
>   			break;
>   
>   		DRM_ERROR("VCN decode not responding, trying to reset the VCPU!!!\n");
> @@ -898,12 +898,13 @@ static int vcn_v1_0_start_spg_mode(struct amdgpu_device *adev)
>   
>   	ring = &adev->vcn.ring_jpeg;
>   	WREG32_SOC15(UVD, 0, mmUVD_LMI_JRBC_RB_VMID, 0);
> -	WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL, (0x00000001L | 0x00000002L));
> +	WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL, UVD_JRBC_RB_CNTL__RB_NO_FETCH_MASK |
> +			UVD_JRBC_RB_CNTL__RB_RPTR_WR_EN_MASK);
>   	WREG32_SOC15(UVD, 0, mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW, lower_32_bits(ring->gpu_addr));
>   	WREG32_SOC15(UVD, 0, mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH, upper_32_bits(ring->gpu_addr));
>   	WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_RPTR, 0);
>   	WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_WPTR, 0);
> -	WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL, 0x00000002L);
> +	WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL, UVD_JRBC_RB_CNTL__RB_RPTR_WR_EN_MASK);
>   
>   	/* initialize wptr */
>   	ring->wptr = RREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_WPTR);
> @@ -1123,7 +1124,8 @@ static int vcn_v1_0_stop_dpg_mode(struct amdgpu_device *adev)
>   	int ret_code;
>   
>   	/* Wait for power status to be 1 */
> -	SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS, 0x1,
> +	SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS,
> +			UVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF,
>   			UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
>   
>   	/* disable dynamic power gating mode */

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

      parent reply	other threads:[~2018-10-03 13:10 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-10-02 17:20 [PATCH] drm/amdgpu:Replace value with defined macro James Zhu
     [not found] ` <1538500848-13846-1-git-send-email-James.Zhu-5C7GfCeVMHo@public.gmane.org>
2018-10-02 20:35   ` [PATCH v2 1/4] " James Zhu
     [not found]     ` <1538512551-26146-1-git-send-email-James.Zhu-5C7GfCeVMHo@public.gmane.org>
2018-10-03 13:12       ` Leo Liu
2018-10-03 13:10   ` Leo Liu [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=cb62794d-084b-e698-13bb-b0da9ceabce5@amd.com \
    --to=leo.liu-5c7gfcevmho@public.gmane.org \
    --cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
    --cc=james.zhu-5C7GfCeVMHo@public.gmane.org \
    --cc=jzhums-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox