From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f175.google.com (mail-pl1-f175.google.com [209.85.214.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B42FB208965 for ; Mon, 3 Feb 2025 12:48:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.175 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738586938; cv=none; b=deZmqmBgW1+HHrPT+pHDn9HVD4igSRgP8uZe8XeJjIenBrTHLeCr/q5wvrpkNF3lgmQ1k2cFFpmuqslHdpg+/33F7zjtJj6/8qtA6OzsSW6cKIYj2nDcBMc5brrBPsVkJf8WDk9fP8yJRmT3eZf/DHqJulc26QAuQmjyMuuYOQs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738586938; c=relaxed/simple; bh=44Osy0QmejpeuUA9QXxvCqoyb5AYDEoNzdgE+VJZQb0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ZLhLkgI4Ggz1vgBZTTlghv1AgkqAtMrI8phfqDrV3y3NBZ5GpSWVLBPG/sFzNaX483s9CYEhB9Roy41lxR5+feQGFVQn1nkEzYQS+y0Vs0VcE8I5/z5kCl78KW4sB6KJ5+I1rXni9gExFYwnAqrXm4C6kbUs8kZ5VwRuiYJrPuo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fONbIq7v; arc=none smtp.client-ip=209.85.214.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fONbIq7v" Received: by mail-pl1-f175.google.com with SMTP id d9443c01a7336-2163b0c09afso72775455ad.0 for ; Mon, 03 Feb 2025 04:48:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1738586936; x=1739191736; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8lIMfLDS7ciYVJaacV/5/yNLSo2GoGCnILtlvH/Xs18=; b=fONbIq7vwgMGwVSYqiqtgoNx2bv1q8ZeWpvMn9g3t1UedueVYEM3mCOr4e7vMZosSW d50eCQHbPg1YSQIoVkbrAvadSdzDJD1p9NkULJu75ljhDgvVAIxC2rxYpXaZFu/tPwha gv/XJ7S63VkHS+stMnA7NbNeV8qGI+uU7D8gxJFZpSx371ds392a0p7bSnZ6811DesxH 8aU6xPJpKEzpq+6M8hF4FYcnb5uz3GstOAOTQFujj9dXcGXappLu8RmXI7G98SmweXBz DplmWpVyS2+6PoBzCSq3kXi0z8ggxJDXjK/q/WD4wNkF38dOsmFS3V/7WM9z8uPHIhr4 7SAg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738586936; x=1739191736; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8lIMfLDS7ciYVJaacV/5/yNLSo2GoGCnILtlvH/Xs18=; b=KaiJcFU6ym40q874uH/3Gq0LWf3VqwJNjYDdsK2ah9aiq/xXXZQemk0DOJ5ggivXJH hTnuegcHrsxRMUDh/jokrPzr6OHNOrnQE5Ng4O7HCdI6C9HFzZMHbnfcDlc6xyFhwkMR uo21+T2MIyjaiSiRpPRB68LUwol2JUWQl6XbipZMJjhKUIdtb94uXYGV3ImCAO1x+RkR 5R/4oqpC/eQI7JMv3UxnXdDEKVfS0QSyvgUlEVZczc3aqJrD4wEV/8Q/GWAZzh3xG7/L PDWR2CYq6Ud/P9X97izgwbcgfb+ZNsSl8KyOdjY+QnlXc/tMFzEShjAcA97pjEoq5fBE z8Yg== X-Forwarded-Encrypted: i=1; AJvYcCW2HWbBYRZp56RRzquGA/OSJpueT+8YJH7hKvycuSvPcPuIldmxd+9M1nxoBlba4hse++vZZw==@lists.linux.dev X-Gm-Message-State: AOJu0YxDI6A63xUeE4cxlEAYVzbgeiiNlWsMebC291ALkN4FmbZgJl/l 1B/hHsgaOn5H4W/RufEragmLjw08hJE+TpvjvGK7nQD4ErE8fi0i X-Gm-Gg: ASbGncsFmP9hJbPFV4FiC+SrEnkGC0YQMEUHj/IZVvjoihSCBSuhccS8eUoIDxNN4mc pPX6+ggfkS5aDl6JRR+uS6INXBGW7JpWwKyvD5uOvM1jXq6yVbqkrXAoQdUVCANjgoikvc5oQOo ZxEqEnpCDEl7kw2wr/8VV2+odZ1AvCF8oByLtCH3+aDv7y9VVb8wZmgprJ0PgkkDgGlOL1bnxSw 68TNbbEYJr/Lzlt1AcnNmoVi28hlL/5YYA7f6pF8uF+Sc7gHuoRLruBETj+XDqDMuIQd/mNaUg6 BMXTTU/PeeNSLpai X-Google-Smtp-Source: AGHT+IE5O/mt84A13nB307MWJ2yfB1DTRAXfmTvFWwSh6qD7FLx3uNUv+6iuiz/FJYYQN/49HMcc7Q== X-Received: by 2002:a05:6a00:3a19:b0:727:d55e:4bee with SMTP id d2e1a72fcca58-72fd0bcdb7fmr27092002b3a.1.1738586935972; Mon, 03 Feb 2025 04:48:55 -0800 (PST) Received: from nick-mbp.. ([59.188.211.160]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-acebddbb0d4sm7835225a12.10.2025.02.03.04.48.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Feb 2025 04:48:55 -0800 (PST) From: Nick Chan To: Hector Martin , Sven Peter , Alyssa Rosenzweig , Rob Herring , Krzysztof Kozlowski , Conor Dooley , asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Nick Chan Subject: [PATCH RESEND 8/9] arm64: dts: apple: t8012: Add cpufreq nodes Date: Mon, 3 Feb 2025 20:43:47 +0800 Message-ID: <20250203124747.41541-9-towinchenmi@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250203124747.41541-1-towinchenmi@gmail.com> References: <20250203124747.41541-1-towinchenmi@gmail.com> Precedence: bulk X-Mailing-List: asahi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add cpufreq nodes for Apple A10 SoC. There is a transparent hardware big.LITTLE switcher in this SoC. Spoof E-core p-state frequencies such that CPU capacity does not appear to change when switching between core types. Signed-off-by: Nick Chan --- arch/arm64/boot/dts/apple/t8012.dtsi | 83 ++++++++++++++++++++++++++++ 1 file changed, 83 insertions(+) diff --git a/arch/arm64/boot/dts/apple/t8012.dtsi b/arch/arm64/boot/dts/apple/t8012.dtsi index 45d24ca091b0..0a3d5a6bd047 100644 --- a/arch/arm64/boot/dts/apple/t8012.dtsi +++ b/arch/arm64/boot/dts/apple/t8012.dtsi @@ -32,6 +32,8 @@ cpu0: cpu@10000 { compatible = "apple,hurricane-zephyr"; reg = <0x0 0x10000>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&fusion_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; @@ -40,11 +42,86 @@ cpu1: cpu@10001 { compatible = "apple,hurricane-zephyr"; reg = <0x0 0x10001>; cpu-release-addr = <0 0>; /* To be filled by loader */ + operating-points-v2 = <&fusion_opp>; + performance-domains = <&cpufreq>; enable-method = "spin-table"; device_type = "cpu"; }; }; + fusion_opp: opp-table { + compatible = "operating-points-v2"; + + /* + * Apple Fusion Architecture: Hardware big.LITTLE switcher + * that use p-state transitions to switch between cores. + * Only one type of core can be active at a given time. + * + * The E-core frequencies are adjusted so performance scales + * linearly with reported clock speed. + */ + + opp01 { + opp-hz = /bits/ 64 <172000000>; /* 300 MHz, E-core */ + opp-level = <1>; + clock-latency-ns = <11000>; + }; + opp02 { + opp-hz = /bits/ 64 <230000000>; /* 396 MHz, E-core */ + opp-level = <2>; + clock-latency-ns = <140000>; + }; + opp03 { + opp-hz = /bits/ 64 <425000000>; /* 732 MHz, E-core */ + opp-level = <3>; + clock-latency-ns = <110000>; + }; + opp04 { + opp-hz = /bits/ 64 <637000000>; /* 1092 MHz, E-core */ + opp-level = <4>; + clock-latency-ns = <130000>; + }; + opp05 { + opp-hz = /bits/ 64 <756000000>; + opp-level = <5>; + clock-latency-ns = <130000>; + }; + opp06 { + opp-hz = /bits/ 64 <1056000000>; + opp-level = <6>; + clock-latency-ns = <130000>; + }; + opp07 { + opp-hz = /bits/ 64 <1356000000>; + opp-level = <7>; + clock-latency-ns = <130000>; + }; + opp08 { + opp-hz = /bits/ 64 <1644000000>; + opp-level = <8>; + clock-latency-ns = <135000>; + }; + opp09 { + opp-hz = /bits/ 64 <1944000000>; + opp-level = <9>; + clock-latency-ns = <140000>; + }; + opp10 { + opp-hz = /bits/ 64 <2244000000>; + opp-level = <10>; + clock-latency-ns = <150000>; + }; +#if 0 + /* Not available until CPU deep sleep is implemented */ + opp11 { + opp-hz = /bits/ 64 <2340000000>; + opp-level = <11>; + clock-latency-ns = <150000>; + turbo-mode; + }; +#endif + }; + soc { compatible = "simple-bus"; #address-cells = <2>; @@ -52,6 +129,12 @@ soc { nonposted-mmio; ranges; + cpufreq: performance-controller@202f20000 { + compatible = "apple,t8010-cluster-cpufreq", "apple,t8103-cluster-cpufreq", "apple,cluster-cpufreq"; + reg = <0x2 0x02f20000 0 0x1000>; + #performance-domain-cells = <0>; + }; + serial0: serial@20a600000 { compatible = "apple,s5l-uart"; reg = <0x2 0x0a600000 0x0 0x4000>; -- 2.48.1