From: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
To: Manivannan Sadhasivam <mani@kernel.org>
Cc: "Jeff Johnson" <jeff.johnson@oss.qualcomm.com>,
"Jeff Johnson" <jjohnson@kernel.org>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Ilpo Järvinen" <ilpo.jarvinen@linux.intel.com>,
"Jingoo Han" <jingoohan1@gmail.com>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Rob Herring" <robh@kernel.org>,
"Bartosz Golaszewski" <brgl@bgdev.pl>,
"Krzysztof Wilczyński" <kwilczynski@kernel.org>,
linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-msm@vger.kernel.org, mhi@lists.linux.dev,
linux-wireless@vger.kernel.org, ath11k@lists.infradead.org,
qiang.yu@oss.qualcomm.com, quic_vbadigan@quicinc.com,
quic_vpernami@quicinc.com, quic_mrana@quicinc.com
Subject: Re: [PATCH v4 04/11] bus: mhi: host: Add support for Bandwidth scale
Date: Fri, 11 Jul 2025 12:25:30 +0530 [thread overview]
Message-ID: <2c42bbe7-79aa-42f6-8af8-65d1be7253a5@oss.qualcomm.com> (raw)
In-Reply-To: <eg2v3kctnztxcaulffu7tvysljimmyhnramyjj5gpa4vrv3yxu@g3pgwpwx37iq>
On 7/11/2025 10:03 AM, Manivannan Sadhasivam wrote:
> On Wed, Jul 09, 2025 at 05:51:34PM GMT, Krishna Chaitanya Chundru wrote:
>>
>>
>> On 7/8/2025 10:36 PM, Manivannan Sadhasivam wrote:
>>> On Mon, Jun 09, 2025 at 04:21:25PM GMT, Krishna Chaitanya Chundru wrote:
>>>> As per MHI spec v1.2, sec 14, MHI supports bandwidth scaling to reduce
>>>> power consumption. MHI bandwidth scaling is advertised by devices that
>>>> contain the bandwidth scaling capability registers. If enabled, the device
>>>> aggregates bandwidth requirements and sends them to the host through
>>>> dedicated mhi event ring. After the host performs the bandwidth switch,
>>>> it sends an acknowledgment by ringing a doorbell.
>>>>
>>>> if the host supports bandwidth scaling events, then it must set
>>>> BW_CFG.ENABLED bit, set BW_CFG.DB_CHAN_ID to the channel ID to the
>>>> doorbell that will be used by the host to communicate the bandwidth
>>>> scaling status and BW_CFG.ER_INDEX to the index for the event ring
>>>> to which the device should send bandwidth scaling request in the
>>>> bandwidth scaling capability register.
>>>>
>>>> As part of mmio init check if the bw scale capability is present or not,
>>>> if present advertise host supports bw scale by setting all the required
>>>> fields.
>>>>
>>>> MHI layer will only forward the bw scaling request to the controller
>>>> driver since MHI doesn't have any idea about transport layer used by
>>>> the controller, it is responsibility of the controller driver to do actual
>>>> bw scaling and then pass status to the MHI. MHI will response back to the
>>>> device based up on the status of the bw scale received.
>>>>
>>>> Add a new get_misc_doorbell() to get doorbell for misc capabilities to
>>>> use the doorbell with mhi events like MHI BW scale etc.
>>>>
>>>> Use workqueue & mutex for the bw scale events as the pci_set_target_speed()
>>>> which will called by the mhi controller driver can sleep.
>>>>
>>>> Co-developed-by: Qiang Yu <qiang.yu@oss.qualcomm.com>
>>>> Signed-off-by: Qiang Yu <qiang.yu@oss.qualcomm.com>
>>>> Signed-off-by: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
>>>> ---
>>>> drivers/bus/mhi/common.h | 13 ++++++
>>>> drivers/bus/mhi/host/init.c | 63 +++++++++++++++++++++++++-
>>>> drivers/bus/mhi/host/internal.h | 7 ++-
>>>> drivers/bus/mhi/host/main.c | 98 ++++++++++++++++++++++++++++++++++++++++-
>>>> drivers/bus/mhi/host/pm.c | 10 ++++-
>>>> include/linux/mhi.h | 13 ++++++
>>>> 6 files changed, 198 insertions(+), 6 deletions(-)
>>>>
>>>> diff --git a/drivers/bus/mhi/common.h b/drivers/bus/mhi/common.h
>>>> index 58f27c6ba63e3e6fa28ca48d6d1065684ed6e1dd..6e342519d80b7725e9ef5390a3eb2a06ac69ceac 100644
>>>> --- a/drivers/bus/mhi/common.h
>>>> +++ b/drivers/bus/mhi/common.h
>>>> @@ -217,6 +217,19 @@ enum mhi_capability_type {
>>>> MHI_CAP_ID_MAX,
>>>> };
>>>> +/* MHI Bandwidth scaling offsets */
>>>> +#define MHI_BW_SCALE_CFG_OFFSET 0x4
>>>> +#define MHI_BW_SCALE_CAP_ID (3)
>>>> +#define MHI_BW_SCALE_DB_CHAN_ID GENMASK(31, 25)
>>>> +#define MHI_BW_SCALE_ENABLED BIT(24)
>>>> +#define MHI_BW_SCALE_ER_INDEX GENMASK(23, 19)
>>>> +
>>>> +#define MHI_TRE_GET_EV_BW_REQ_SEQ(tre) FIELD_GET(GENMASK(15, 8), (MHI_TRE_GET_DWORD(tre, 0)))
>>>> +
>>>> +#define MHI_BW_SCALE_RESULT(status, seq) cpu_to_le32(FIELD_PREP(GENMASK(11, 8), status) | \
>>>> + FIELD_PREP(GENMASK(7, 0), seq))
>>>> +#define MHI_BW_SCALE_NACK 0xF
>>>> +
>>>> enum mhi_pkt_type {
>>>> MHI_PKT_TYPE_INVALID = 0x0,
>>>> MHI_PKT_TYPE_NOOP_CMD = 0x1,
>>>> diff --git a/drivers/bus/mhi/host/init.c b/drivers/bus/mhi/host/init.c
>>>> index 9102ce13a2059f599b46d25ef631f643142642be..26703fea6272de7fd19c6ee76be067f0ff0fd309 100644
>>>> --- a/drivers/bus/mhi/host/init.c
>>>> +++ b/drivers/bus/mhi/host/init.c
>>>> @@ -501,10 +501,55 @@ static int mhi_find_capability(struct mhi_controller *mhi_cntrl, u32 capability,
>>>> return -ENXIO;
>>>> }
>>>> +static int mhi_get_er_index(struct mhi_controller *mhi_cntrl,
>>>> + enum mhi_er_data_type type)
>>>> +{
>>>> + struct mhi_event *mhi_event = mhi_cntrl->mhi_event;
>>>> + int i;
>>>> +
>>>> + /* Find event ring for requested type */
>>>> + for (i = 0; i < mhi_cntrl->total_ev_rings; i++, mhi_event++) {
>>>> + if (mhi_event->data_type == type)
>>>> + return mhi_event->er_index;
>>>> + }
>>>> +
>>>> + return -ENOENT;
>>>> +}
>>>> +
>>>> +static int mhi_init_bw_scale(struct mhi_controller *mhi_cntrl,
>>>> + int bw_scale_db)
>>>> +{
>>>> + struct device *dev = &mhi_cntrl->mhi_dev->dev;
>>>> + u32 bw_cfg_offset, val;
>>>> + int ret, er_index;
>>>> +
>>>> + ret = mhi_find_capability(mhi_cntrl, MHI_BW_SCALE_CAP_ID, &bw_cfg_offset);
>>>> + if (ret)
>>>> + return ret;
>>>> +
>>>> + er_index = mhi_get_er_index(mhi_cntrl, MHI_ER_BW_SCALE);
>>>> + if (er_index < 0)
>>>> + return er_index;
>>>> +
>>>> + bw_cfg_offset += MHI_BW_SCALE_CFG_OFFSET;
>>>> +
>>>> + /* Advertise host support */
>>>> + val = (__force u32)cpu_to_le32(FIELD_PREP(MHI_BW_SCALE_DB_CHAN_ID, bw_scale_db) |
>>>> + FIELD_PREP(MHI_BW_SCALE_ER_INDEX, er_index) |
>>>> + MHI_BW_SCALE_ENABLED);
>>>> +
>>>
>>> It is wrong to store the value of cpu_to_le32() in a non-le32 variable.
>>> mhi_write_reg() accepts the 'val' in native endian. writel used in the
>>> controller drivers should take care of converting to LE before writing to the
>>> device.
>>>
>> ok then I will revert to u32.
>>
>> I think we need a patch in the controller drivers seperately to handle
>> this.
>
> Why?
>
what I understood from your previous comment is from here we need to
send u32 only and the controller drivers should take care of
converting u32 to le32.
As of today controller drivers are not considering this and writing
u32 only.
So we need a seperate patch in the controller driver to convert it to
le32.
>>>> + mhi_write_reg(mhi_cntrl, mhi_cntrl->regs, bw_cfg_offset, val);
>>>> +
>>>> + dev_dbg(dev, "Bandwidth scaling setup complete with event ring: %d\n",
>>>> + er_index);
>>>> +
>>>> + return 0;
>>>> +}
>>>> +
>>>> int mhi_init_mmio(struct mhi_controller *mhi_cntrl)
>>>> {
>>>> u32 val;
>>>> - int i, ret;
>>>> + int i, ret, doorbell = 0;
>>>> struct mhi_chan *mhi_chan;
>>>> struct mhi_event *mhi_event;
>>>> void __iomem *base = mhi_cntrl->regs;
>>>> @@ -638,6 +683,16 @@ int mhi_init_mmio(struct mhi_controller *mhi_cntrl)
>>>> return ret;
>>>> }
>>>> + if (mhi_cntrl->get_misc_doorbell)
>>>> + doorbell = mhi_cntrl->get_misc_doorbell(mhi_cntrl, MHI_ER_BW_SCALE);
>>>> +
>>>> + if (doorbell > 0) {
>>>> + ret = mhi_init_bw_scale(mhi_cntrl, doorbell);
>>>> + if (!ret)
>>>> + mhi_cntrl->bw_scale_db = base + val + (8 * doorbell);
>>>> + else
>>>> + dev_warn(dev, "Failed to setup bandwidth scaling: %d\n", ret);
>>>
>>> That's it? And you would continue to setup doorbell setup later?
>>>
>> event ring for BW scale and capability are exposed during bootup only,
>> if those are not present at bootup no need to retry later.
>
> I'm not asking you to retry. I was asking why would you continue to initialize
> bw_scale resources (like workqueue) even if mhi_init_bw_scale() fails.
>
ack will do it in next patch.
>>>> + }
>>>
>>> nit: newline
>>>
>>>> return 0;
>>>> }
>
> [...]
>
>>>> + goto exit_bw_scale;
>>>> + }
>>>> +
>>>> + link_info.target_link_speed = MHI_TRE_GET_EV_LINKSPEED(dev_rp);
>>>> + link_info.target_link_width = MHI_TRE_GET_EV_LINKWIDTH(dev_rp);
>>>> + link_info.sequence_num = MHI_TRE_GET_EV_BW_REQ_SEQ(dev_rp);
>>>> +
>>>> + dev_dbg(dev, "Received BW_REQ with seq:%d link speed:0x%x width:0x%x\n",
>>>> + link_info.sequence_num,
>>>> + link_info.target_link_speed,
>>>> + link_info.target_link_width);
>>>> +
>>>> + /* Bring host and device out of suspended states */
>>>> + ret = mhi_device_get_sync(mhi_cntrl->mhi_dev);
>>>
>>> Looks like mhi_device_get_sync() is going runtime_get()/runtime_put() inside
>>> mhi_trigger_resume(). I'm wondering why that is necessary.
>>>
>> Before mhi_trigger_resume we are doing wake_get, which will make sure
>> device will not transition to the low power modes while servicing this
>> event. And also make sure mhi state is in M0 only.
>>
>> As we are in workqueue this can be scheduled at some later time and by
>> that time mhi can go to m1 or m2 state.
>>
>
> My comment was more about the behavior of mhi_trigger_resume(). Why does it call
> get() and put()? Sorry if I was not clear.
> Get() needed for bringing out of suspend, put() is for balancing the
get() I belive the intention here is to trigger resume only and balance
pm framework.
That said mhi_device_get_sync() has a bug we are doing wake_get() before
triggering resume and also trigger resume will not guarantee that device
had resumed, it is not safe to do wake_get untill device is out of
suspend, we might need to introduce runtime_get_sync() function and new
API for this purpose.
mhi_trigger_resume makes sense in the place like this[1], where ever
there are register writes after trigger resume it may need to be
replaced with runtime_get_sync().
This function needs to do mhi_cntrl->runtime_get_sync(mhi_cntrl); first
to make sure controller is not in suspend and then mhi_device_get_sync()
to make sure device is staying in M0. and in the end we balance these
with mhi_cntrl->runtime_put(mhi_cntrl) & mhi_device_put().
An taughts in this approach?
[1]
https://elixir.bootlin.com/linux/v6.6.96/source/drivers/bus/mhi/host/main.c#L1080
- Krishna Chaitanya.
> - Mani
>
next prev parent reply other threads:[~2025-07-11 6:55 UTC|newest]
Thread overview: 63+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-09 10:51 [PATCH v4 00/11] bus: mhi: host: Add support for mhi bus bw Krishna Chaitanya Chundru
2025-06-09 10:51 ` [PATCH v4 01/11] PCI: Update current bus speed as part of pci_pwrctrl_notify() Krishna Chaitanya Chundru
2025-07-08 15:13 ` Manivannan Sadhasivam
2025-06-09 10:51 ` [PATCH v4 02/11] PCI/bwctrl: Add support to scale bandwidth before & after link re-training Krishna Chaitanya Chundru
2025-07-08 16:25 ` Manivannan Sadhasivam
2025-07-09 12:08 ` Krishna Chaitanya Chundru
2025-07-11 21:36 ` Bjorn Helgaas
2025-07-11 23:06 ` Krishna Chaitanya Chundru
2025-07-22 11:03 ` Krishna Chaitanya Chundru
2025-08-12 4:05 ` Krishna Chaitanya Chundru
2025-08-12 9:27 ` Konrad Dybcio
2025-08-12 9:32 ` Krishna Chaitanya Chundru
2025-08-12 16:43 ` Manivannan Sadhasivam
2025-08-13 3:55 ` Krishna Chaitanya Chundru
2025-08-18 7:09 ` Manivannan Sadhasivam
2025-08-18 7:52 ` Krishna Chaitanya Chundru
2025-06-09 10:51 ` [PATCH v4 03/11] bus: mhi: host: Add support to read MHI capabilities Krishna Chaitanya Chundru
2025-07-08 16:36 ` Manivannan Sadhasivam
2025-07-09 12:09 ` Krishna Chaitanya Chundru
2025-07-09 12:20 ` Ilpo Järvinen
2025-07-09 15:50 ` Hans Zhang
2025-08-18 5:47 ` Krishna Chaitanya Chundru
2025-06-09 10:51 ` [PATCH v4 04/11] bus: mhi: host: Add support for Bandwidth scale Krishna Chaitanya Chundru
2025-07-08 17:06 ` Manivannan Sadhasivam
2025-07-09 12:21 ` Krishna Chaitanya Chundru
2025-07-11 4:33 ` Manivannan Sadhasivam
2025-07-11 6:55 ` Krishna Chaitanya Chundru [this message]
2025-07-23 16:25 ` Manivannan Sadhasivam
2025-06-09 10:51 ` [PATCH v4 05/11] PCI/ASPM: Return enabled ASPM states as part of pcie_aspm_enabled() Krishna Chaitanya Chundru
2025-06-09 10:51 ` [PATCH v4 06/11] PCI/ASPM: Clear aspm_disable as part of __pci_enable_link_state() Krishna Chaitanya Chundru
2025-07-08 17:15 ` Manivannan Sadhasivam
2025-07-09 9:10 ` Ilpo Järvinen
2025-07-09 12:31 ` Krishna Chaitanya Chundru
2025-07-11 4:28 ` Manivannan Sadhasivam
2025-07-11 9:21 ` Ilpo Järvinen
2025-07-11 10:55 ` Krishna Chaitanya Chundru
2025-07-11 13:38 ` Ilpo Järvinen
2025-07-11 23:00 ` Bjorn Helgaas
2025-07-12 9:35 ` Manivannan Sadhasivam
2025-07-12 16:05 ` Hans Zhang
2025-07-12 17:02 ` Manivannan Sadhasivam
2025-07-15 14:53 ` Hans Zhang
2025-07-14 19:32 ` Bjorn Helgaas
2025-07-15 14:48 ` Hans Zhang
2025-07-13 16:27 ` Ilpo Järvinen
2025-07-14 13:51 ` Manivannan Sadhasivam
2025-07-14 19:42 ` Bjorn Helgaas
2025-07-21 7:45 ` Ilpo Järvinen
2025-07-14 19:21 ` Bjorn Helgaas
2025-07-13 16:38 ` Ilpo Järvinen
2025-07-11 23:02 ` Bjorn Helgaas
2025-07-11 23:10 ` Krishna Chaitanya Chundru
2025-06-09 10:51 ` [PATCH v4 07/11] PCI: qcom: Extract core logic from qcom_pcie_icc_opp_update() Krishna Chaitanya Chundru
2025-06-09 10:51 ` [PATCH v4 08/11] PCI: qcom: Add support for PCIe pre/post_link_speed_change() Krishna Chaitanya Chundru
2025-07-08 17:19 ` Manivannan Sadhasivam
2025-07-11 21:29 ` Bjorn Helgaas
2025-07-11 23:11 ` Krishna Chaitanya Chundru
2025-06-09 10:51 ` [PATCH v4 09/11] PCI: Export pci_set_target_speed() Krishna Chaitanya Chundru
2025-06-09 10:51 ` [PATCH v4 10/11] PCI: Add function to convert lnkctl2speed to pci_bus_speed Krishna Chaitanya Chundru
2025-07-08 17:21 ` Manivannan Sadhasivam
2025-07-11 21:45 ` Bjorn Helgaas
2025-06-09 10:51 ` [PATCH v4 11/11] wifi: ath11k: Add support for MHI bandwidth scaling Krishna Chaitanya Chundru
2025-07-08 17:23 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2c42bbe7-79aa-42f6-8af8-65d1be7253a5@oss.qualcomm.com \
--to=krishna.chundru@oss.qualcomm.com \
--cc=ath11k@lists.infradead.org \
--cc=bhelgaas@google.com \
--cc=brgl@bgdev.pl \
--cc=ilpo.jarvinen@linux.intel.com \
--cc=jeff.johnson@oss.qualcomm.com \
--cc=jingoohan1@gmail.com \
--cc=jjohnson@kernel.org \
--cc=kwilczynski@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-wireless@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=mhi@lists.linux.dev \
--cc=qiang.yu@oss.qualcomm.com \
--cc=quic_mrana@quicinc.com \
--cc=quic_vbadigan@quicinc.com \
--cc=quic_vpernami@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox