From mboxrd@z Thu Jan 1 00:00:00 1970 From: Larry Finger Date: Sun, 04 Apr 2010 12:15:40 -0500 Subject: [14e4:4315] Fatal DMA errors on Dell Vostro 1310 (Celeron M540) In-Reply-To: <201004041024.15319.mb@bu3sch.de> References: <20100402171105.GA10965@tsubasa> <201004032000.51561.mb@bu3sch.de> <4BB81CAD.10602@lwfinger.net> <201004041024.15319.mb@bu3sch.de> Message-ID: <4BB8C93C.1050807@lwfinger.net> List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit To: b43-dev@lists.infradead.org On 04/04/2010 03:24 AM, Michael Buesch wrote: > On Sunday 04 April 2010 06:59:25 Larry Finger wrote: >> If (chip id is 0x4311 AND chip revision is 2) OR chip id is 0x4312 >> Maskset SSB_IMCFGLO with mask ~(SSB_IMCFGLO_SERTO | >> SSB_IMCFGLO_REQTO) and set with 3 > > Note that we do the IMCFGLO timeout fixups in b43. So I think the fixup > should be implemented there. As the change only affecxts b43, your suggestion is good. Any idea what IM and TM stand for in the backplane register names? Larry