From mboxrd@z Thu Jan  1 00:00:00 1970
From: ben.hutchings@codethink.co.uk (Ben Hutchings)
Date: Wed, 19 Jul 2017 15:23:33 +0100
Subject: [cip-dev] [PATCH  0/6] Basic SoC support for r8a7743/r8a7745
In-Reply-To: <KL1PR06MB1702CAD91500A927559B835FB8A60@KL1PR06MB1702.apcprd06.prod.outlook.com>
References: <1499851271-20037-1-git-send-email-biju.das@bp.renesas.com>
	<1500391823.1935.111.camel@codethink.co.uk>
	<1500393500.1935.119.camel@codethink.co.uk>
	<KL1PR06MB1702DE0CA0C499B831FFC8F4B8A60@KL1PR06MB1702.apcprd06.prod.outlook.com>
	<1500472467.1935.124.camel@codethink.co.uk>
	<KL1PR06MB1702CAD91500A927559B835FB8A60@KL1PR06MB1702.apcprd06.prod.outlook.com>
Message-ID: <1500474213.1935.125.camel@codethink.co.uk>
To: cip-dev@lists.cip-project.org
List-Id: cip-dev.lists.cip-project.org

On Wed, 2017-07-19 at 13:59 +0000, Biju Das wrote:
[...]
> > Then I think I should just make this change:
> >
> > Subject: CIP: Build essential clock driver for Renesas RZ/G1 platforms
[...]
> > Right?
> Yes. That is correct.

I've applied this.

Ben.

-- 
Ben Hutchings
Software Developer, Codethink Ltd.