[cip-dev] [PATCH 4.4.y 0/2] Add SMP support to the RZ/G1C

[cip-dev] [PATCH 4.4.y 0/2] Add SMP support to the RZ/G1C

[Fabrizio Castro]

Dear All,

this series adds SMP support to the RZ/G1C SoC (a.k.a r8a77470)
specific dtsi.

Thanks,
Fab

Fabrizio Castro (2):
  dt-bindings: apmu: Document r8a77470 support
  ARM: dts: r8a77470: Add SMP support

 Documentation/devicetree/bindings/power/renesas,apmu.txt |  1 +
 arch/arm/boot/dts/r8a77470.dtsi                          | 15 +++++++++++++++
 2 files changed, 16 insertions(+)

-- 
2.7.4

[cip-dev] [PATCH 4.4.y 1/2] dt-bindings: apmu: Document r8a77470 support

[Fabrizio Castro]

commit 4619ef4747c23818063c4e8480d63966a40297c6 upstream.

Document APMU and SMP enable method for RZ/G1C (also known as
r8a77470) SoC.

Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Reviewed-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
---
 Documentation/devicetree/bindings/power/renesas,apmu.txt | 1 +
 1 file changed, 1 insertion(+)

diff --git a/Documentation/devicetree/bindings/power/renesas,apmu.txt b/Documentation/devicetree/bindings/power/renesas,apmu.txt
index 342aa85..e80f5f6 100644
--- a/Documentation/devicetree/bindings/power/renesas,apmu.txt
+++ b/Documentation/devicetree/bindings/power/renesas,apmu.txt
@@ -9,6 +9,7 @@ Required properties:
 	      Examples with soctypes are:
 		- "renesas,r8a7743-apmu" (RZ/G1M)
 		- "renesas,r8a7745-apmu" (RZ/G1E)
+		- "renesas,r8a77470-apmu" (RZ/G1C)
 		- "renesas,r8a7790-apmu" (R-Car H2)
 		- "renesas,r8a7791-apmu" (R-Car M2-W)
 
-- 
2.7.4

[cip-dev] [PATCH 4.4.y 2/2] ARM: dts: r8a77470: Add SMP support

[Fabrizio Castro]

commit a21efdbc744c999d79ba86629a5ae35e2cba1e13 upstream.

Add DT node for the Advanced Power Management Unit (APMU), add the
second CPU core, and use "renesas,apmu" as "enable-method".

Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
Reviewed-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
[fab: reworked clocks property, removed power-domains property]
Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
---
 arch/arm/boot/dts/r8a77470.dtsi | 15 +++++++++++++++
 1 file changed, 15 insertions(+)

diff --git a/arch/arm/boot/dts/r8a77470.dtsi b/arch/arm/boot/dts/r8a77470.dtsi
index 3542678..8cc15e6 100644
--- a/arch/arm/boot/dts/r8a77470.dtsi
+++ b/arch/arm/boot/dts/r8a77470.dtsi
@@ -17,6 +17,7 @@
 	cpus {
 		#address-cells = <1>;
 		#size-cells = <0>;
+		enable-method = "renesas,apmu";
 
 		cpu0: cpu at 0 {
 			device_type = "cpu";
@@ -27,6 +28,14 @@
 			next-level-cache = <&L2_CA7>;
 		};
 
+		cpu1: cpu at 1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a7";
+			reg = <1>;
+			clock-frequency = <1000000000>;
+			clocks = <&z2_clk>;
+			next-level-cache = <&L2_CA7>;
+		};
 
 		L2_CA7: cache-controller-0 {
 			compatible = "cache";
@@ -149,6 +158,12 @@
 			reg = <0 0xe6060000 0 0x118>;
 		};
 
+		apmu at e6151000 {
+			compatible = "renesas,r8a77470-apmu", "renesas,apmu";
+			reg = <0 0xe6151000 0 0x188>;
+			cpus = <&cpu0 &cpu1>;
+		};
+
 		rst: reset-controller at e6160000 {
 			compatible = "renesas,r8a77470-rst";
 			reg = <0 0xe6160000 0 0x100>;
-- 
2.7.4

[cip-dev] [PATCH 4.4.y 0/2] Add SMP support to the RZ/G1C

[Nobuhiro Iwamatsu]

Hi Fabrizio,

On Fri, May 24, 2019 at 11:43:32AM +0100, Fabrizio Castro wrote:
> Dear All,
> 
> this series adds SMP support to the RZ/G1C SoC (a.k.a r8a77470)
> specific dtsi.
> 
> Thanks,
> Fab
> 
> Fabrizio Castro (2):
>   dt-bindings: apmu: Document r8a77470 support
>   ARM: dts: r8a77470: Add SMP support
> 
>  Documentation/devicetree/bindings/power/renesas,apmu.txt |  1 +
>  arch/arm/boot/dts/r8a77470.dtsi                          | 15 +++++++++++++++
>  2 files changed, 16 insertions(+)
> 

Both patches looks good to me.

Reviewed-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>

Best regards,
  Nobuhiro

[cip-dev] [PATCH 4.4.y 0/2] Add SMP support to the RZ/G1C

[Pavel Machek]

Hi!

> this series adds SMP support to the RZ/G1C SoC (a.k.a r8a77470)
> specific dtsi.

Thanks, I applied the series and pushed it to kernel.org.

								Pavel

-- 
(english) http://www.livejournal.com/~pavelmachek
(cesky, pictures) http://atrey.karlin.mff.cuni.cz/~pavel/picture/horses/blog.html
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 181 bytes
Desc: Digital signature
URL: <http://lists.cip-project.org/pipermail/cip-dev/attachments/20190527/cebfe8cd/attachment.sig>