public inbox for cip-dev@lists.cip-project.org
 help / color / mirror / Atom feed
From: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
To: Pavel Machek <pavel@denx.de>
Cc: cip-dev@lists.cip-project.org,
	Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
	Biju Das <biju.das.jz@bp.renesas.com>,
	Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>,
	tomm.merciai@gmail.com
Subject: Re: [PATCH 6.1.y-cip 00/85] soc: renesas: Add RZ/G3E support
Date: Mon, 17 Mar 2025 15:32:58 +0100	[thread overview]
Message-ID: <Z9gymvnsOxYFrn5K@tom-desktop> (raw)
In-Reply-To: <Z9ci7jj/Dne7qADQ@duo.ucw.cz>

Hi Pavel,
Thanks for your review.

On Sun, Mar 16, 2025 at 08:13:50PM +0100, Pavel Machek wrote:
> Hi!
> 
> > > > What is relation between RZ/G3E and rzg2l? Because early patches seem
> > > > to be for rzg2l support, not RZ/G3E. Splitting those preparations up
> > > > would be good.
> > > 
> > > Thanks for your comment.
> > > 
> > > RZ/G3E and RZ/G2L SoC have some similar IP's.
> > 
> > Sorry, to be more precise: 
> > RZ/G3E, RZ/V2H and RZ/G2L SoC have some similar IP's.
> 
> Thank you. One day I'd like to understand that naming scheme and how
> different SoCs are related to each other.
> 
> > > Fully agree.
> > > I will split backporting in smaller patchset as you suggested.
> > > Thanks.
> 
> Thank you. I went through the series up-to 23 or so, and it looked
> mostly good.

Thanks for your feedback.

I've done some investigation/testing here.
I'm going to split the big series into the following for now:

 - first series:
   serial: sh-sci backpoting patches 65/85 to 76/85
   (required for a minimal boot)

 - second series:
   clock + minimal boot support patches 1/85 to 22/85
   (as you suggested)

What do you think? Thanks in advance.

Later:

 - pinctrl
 - i2c

> 
> Best regards,
> 								Pavel
> -- 
> DENX Software Engineering GmbH,        Managing Director: Erika Unter
> HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany

Regards,
Tommaso


  parent reply	other threads:[~2025-03-17 14:33 UTC|newest]

Thread overview: 104+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-03-12 11:21 [PATCH 6.1.y-cip 00/85] soc: renesas: Add RZ/G3E support Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 01/85] dt-bindings: soc: renesas: Document Renesas RZ/G3E SoC variants Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 02/85] dt-bindings: soc: renesas: Document RZ/G3E SMARC SoM and Carrier-II EVK Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 03/85] dt-bindings: clock: renesas: Document RZ/V2H(P) SoC CPG Tommaso Merciai
2025-03-14 10:07   ` Pavel Machek
2025-03-12 11:21 ` [PATCH 6.1.y-cip 04/85] dt-bindings: clock: renesas: Document RZ/G3E " Tommaso Merciai
2025-03-14 10:08   ` Pavel Machek
2025-03-12 11:21 ` [PATCH 6.1.y-cip 05/85] clk: renesas: Add family-specific clock driver for RZ/V2H(P) Tommaso Merciai
2025-03-14 10:12   ` Pavel Machek
2025-03-14 11:09     ` Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 06/85] clk: renesas: Add RZ/V2H(P) CPG driver Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 07/85] clk: renesas: rzv2h: Add support for dynamic switching divider clocks Tommaso Merciai
2025-03-14 10:13   ` Pavel Machek
2025-03-12 11:21 ` [PATCH 6.1.y-cip 08/85] clk: renesas: rzv2h: Add selective Runtime PM support for clocks Tommaso Merciai
2025-03-20  8:58   ` Pavel Machek
2025-03-12 11:21 ` [PATCH 6.1.y-cip 09/85] clk: renesas: r9a09g057: Add clock and reset entries for GTM/RIIC/SDHI/WDT Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 10/85] clk: renesas: r9a09g057: Add CA55 core clocks Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 11/85] clk: renesas: r9a09g057: Add clock and reset entries for ICU Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 12/85] clk: renesas: r9a09g057: Add support for PLLVDO, CRU clocks, and resets Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 13/85] clk: renesas: rzv2h: Add MSTOP support Tommaso Merciai
2025-03-20  9:02   ` Pavel Machek
2025-03-12 11:21 ` [PATCH 6.1.y-cip 14/85] clk: renesas: rzv2h: Add support for RZ/G3E SoC Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 15/85] clk: renesas: r9a09g047: Add CA55 core clocks Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 16/85] clk: renesas: r9a09g047: Add I2C clocks/resets Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 17/85] arm64: dts: renesas: Add initial DTSI for RZ/G3E SoC Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 18/85] arm64: dts: renesas: r9a09g047: Add OPP table Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 19/85] arm64: dts: renesas: Add initial support for RZ/G3E SMARC SoM Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 20/85] arm64: dts: renesas: Add initial device tree for RZ/G3E SMARC EVK board Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 21/85] soc: renesas: Add RZ/G3E (R9A09G047) config option Tommaso Merciai
2025-03-14 10:25   ` Pavel Machek
2025-03-14 10:58     ` Tommaso Merciai
2025-03-12 11:21 ` [PATCH 6.1.y-cip 22/85] arm64: defconfig: Enable R9A09G047 SoC Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 23/85] dt-bindings: pinctrl: renesas: Add alpha-numerical port support for RZ/V2H Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 24/85] dt-bindings: pinctrl: renesas,rzg2l-pinctrl: Allow 'input' and 'output-enable' properties Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 25/85] dt-bindings: pinctrl: renesas,rzg2l-pinctrl: Remove the check from the object Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 26/85] dt-bindings: pinctrl: renesas: Document RZ/V2H(P) SoC Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 27/85] dt-bindings: pinctrl: renesas,rzg2l-pinctrl: Allow schmitt and open drain properties Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 28/85] dt-bindings: pinctrl: renesas: Document RZ/G3E SoC Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 29/85] pinctrl: renesas: rzg2l: Allow more bits for pin configuration Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 30/85] pinctrl: renesas: rzg2l: Drop struct rzg2l_variable_pin_cfg Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 31/85] pinctrl: renesas: rzg2l: Enable variable configuration for all Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 32/85] pinctrl: renesas: rzg2l: Validate power registers for SD and ETH Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 33/85] pinctrl: renesas: rzg2l: Add function pointer for PFC register locking Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 34/85] pinctrl: renesas: rzg2l: Add function pointer for PMC register write Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 35/85] pinctrl: renesas: rzg2l: Add function pointers for OEN register access Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 36/85] pinctrl: renesas: rzg2l: Add support to configure slew-rate Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 37/85] pinctrl: renesas: rzg2l: Add support for pull-up/down Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 38/85] pinctrl: renesas: rzg2l: Pass pincontrol device to pinconf_generic_parse_dt_config() Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 39/85] pinctrl: renesas: rzg2l: Add support for custom parameters Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 40/85] pinctrl: renesas: rzg2l: Acquire lock in rzg2l_pinctrl_pm_setup_pfc() Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 41/85] pinctrl: renesas: rzg2l: Add support for RZ/V2H SoC Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 42/85] pinctrl: renesas: rzg2l: Update PIN_CFG_MASK() macro to be 32-bit wide Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 43/85] pinctrl: renesas: rzg2l: Adjust bit masks for PIN_CFG_VARIABLE to use BIT(62) Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 44/85] pinctrl: renesas: rzg2l: Move RZG2L_SINGLE_PIN definition to top of the file Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 45/85] pinctrl: renesas: rzg2l: Reorganize variable configuration macro Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 46/85] pinctrl: renesas: rzg2l: Clarify OEN read/write support Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 47/85] pinctrl: renesas: rzg2l: Clean up and refactor OEN read/write functions Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 48/85] pinctrl: renesas: rzg2l: Support output enable on RZ/G2L Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 49/85] pinctrl: renesas: rzg2l: Return -EINVAL if the pin doesn't support PIN_CFG_OEN Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 50/85] pinctrl: renesas: rzg2l: Use dev_err_probe() Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 51/85] mm/util: Introduce kmemdup_array() Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 52/85] pinctrl: renesas: Switch to use kmemdup_array() Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 53/85] pinctrl: renesas: rzg2l: Replace of_node_to_fwnode() with more suitable API Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 54/85] pinctrl: renesas: rzg2l: Introduce single macro for digital noise filter configuration Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 55/85] pinctrl: renesas: rzg2l: Move pinconf_to_config_argument() call outside of switch cases Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 56/85] pinctrl: renesas: rzg2l: Remove RZG2L_TINT_IRQ_START_INDEX Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 57/85] pinctrl: renesas: rzg2l: Fix missing return in rzg2l_pinctrl_register() Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 58/85] pinctrl: renesas: rzg2l: Add support for enabling/disabling open-drain outputs Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 59/85] pinctrl: renesas: rzg2l: Add support for configuring schmitt-trigger Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 60/85] pinctrl: renesas: rzg2l: Use gpiochip_populate_parent_fwspec_twocell helper Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 61/85] pinctrl: renesas: rzg2l: Update r9a09g057_variable_pin_cfg table Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 62/85] pinctrl: renesas: rzg2l: Add support for RZ/G3E SoC Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 63/85] pinctrl: renesas: rzg2l: Fix PFC_MASK for RZ/V2H and RZ/G3E Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 64/85] arm64: dts: renesas: r9a09g047: Add pincontrol node Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 65/85] dt-bindings: serial: renesas,scif: Move ref for serial.yaml at the end Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 66/85] dt-bindings: serial: renesas,scif: Validate 'interrupts' and 'interrupt-names' Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 67/85] dt-bindings: serial: renesas,scif: Make 'interrupt-names' property as required Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 68/85] dt-bindings: serial: Add documentation for Renesas RZ/V2H(P) (R9A09G057) SCIF support Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 69/85] dt-bindings: serial: renesas: Document RZ/G3E (r9a09g047) scif Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 70/85] serial: sh-sci: describe locking requirements for invalidating RXDMA Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 71/85] serial: sh-sci: Add support for RZ/V2H(P) SoC Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 72/85] serial: sh-sci: Use plain struct copy in early_console_setup() Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 73/85] serial: sh-sci: Check if TX data was written to device in .tx_empty() Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 74/85] serial: sh-sci: Move runtime PM enable to sci_probe_single() Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 75/85] serial: sh-sci: Clean sci_ports[0] after at earlycon exit Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 76/85] serial: sh-sci: Increment the runtime usage counter for the earlycon device Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 77/85] arm64: dts: renesas: r9a09g047e57-smarc: Add SCIF pincontrol Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 78/85] dt-bindings: i2c: renesas,riic: Document RZ/Five SoC Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 79/85] dt-bindings: i2c: renesas,riic: Document R9A09G057 support Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 80/85] dt-bindings: i2c: renesas,riic: Document the R9A08G045 support Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 81/85] dt-bindings: i2c: renesas,riic: Document the R9A09G047 support Tommaso Merciai
2025-03-12 11:22 ` [PATCH 6.1.y-cip 82/85] i2c: riic: Introduce helper functions for I2C read/write operations Tommaso Merciai
2025-03-12 11:23 ` [PATCH 6.1.y-cip 83/85] i2c: riic: Pass register offsets and chip details as OF data Tommaso Merciai
2025-03-12 11:23 ` [PATCH 6.1.y-cip 84/85] i2c: riic: Add support for R9A09G057 SoC Tommaso Merciai
2025-03-12 11:23 ` [PATCH 6.1.y-cip 85/85] arm64: dts: renesas: r9a09g047: Add I2C nodes Tommaso Merciai
2025-03-13 10:51 ` [PATCH 6.1.y-cip 00/85] soc: renesas: Add RZ/G3E support Pavel Machek
2025-03-13 11:53   ` Tommaso Merciai
2025-03-14 10:06     ` Pavel Machek
2025-03-14 11:30       ` Tommaso Merciai
2025-03-14 11:39         ` Tommaso Merciai
2025-03-16 19:13           ` Pavel Machek
2025-03-17  8:45             ` [cip-dev] " Chris Paterson
2025-03-17 14:32             ` Tommaso Merciai [this message]
2025-03-18 19:48               ` Pavel Machek

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=Z9gymvnsOxYFrn5K@tom-desktop \
    --to=tommaso.merciai.xr@bp.renesas.com \
    --cc=biju.das.jz@bp.renesas.com \
    --cc=cip-dev@lists.cip-project.org \
    --cc=nobuhiro1.iwamatsu@toshiba.co.jp \
    --cc=pavel@denx.de \
    --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=tomm.merciai@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox