From: Pavel Machek <pavel@denx.de>
To: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Cc: cip-dev@lists.cip-project.org,
Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
Pavel Machek <pavel@denx.de>,
Biju Das <biju.das.jz@bp.renesas.com>
Subject: Re: [RFC PATCH 5.10.y-cip 00/39] Add support for Renesas RZ/Five RISC-V SoC
Date: Wed, 31 Jan 2024 12:33:52 +0100 [thread overview]
Message-ID: <ZbowIA9sDtDExkBU@duo.ucw.cz> (raw)
In-Reply-To: <20240130203346.94488-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
[-- Attachment #1: Type: text/plain, Size: 909 bytes --]
Hi!
> This patch series aims to add support for Renesas RZ/Five RISC-V SoC,
> support for this SoC has already been added to 6.1-cip kernel.
>
> Sending this series as an RFC as,
> 1] Support for Global DMA cohernet pool is added
> 2] As support for non-coherent DMA is missing for RISC-V core,
> required changes have been added directly in ax45mp_cache.c
> (ie patch #26)
> 3] Patch #26 has been newly added, rest of the patches have been
> cherry-picked from upstream kernel.
I quickly went through this, and found nothing too crazy. But as this
adds whole new architecture into 5.10-cip, I guess I should get
confirmation on the IRC. We'll also need to add this (and RISC-V qemu)
to 5.10 testing.
Best regards,
Pavel
--
DENX Software Engineering GmbH, Managing Director: Erika Unter
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]
next prev parent reply other threads:[~2024-01-31 11:33 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-30 20:33 [RFC PATCH 5.10.y-cip 00/39] Add support for Renesas RZ/Five RISC-V SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 01/39] cacheinfo: clear cache_leaves(cpu) in free_cache_attributes() Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 02/39] riscv: Kconfig: Enable cpufreq kconfig menu Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 03/39] dma-direct: add support for dma_coherent_default_memory Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 04/39] dma-mapping: allow using the global coherent pool for !ARM Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 05/39] dma-mapping: simplify dma_init_coherent_memory Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 06/39] dma-mapping: add a dma_init_global_coherent helper Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 07/39] dma-mapping: make the global coherent pool conditional Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 08/39] of: also handle dma-noncoherent in of_dma_is_coherent() Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 09/39] of/irq: Use interrupts-extended to find parent Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 10/39] irqchip/sifive-plic: Improve naming scheme for per context offsets Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 11/39] irqchip/sifive-plic: Disable S-mode IRQs if running in M-mode Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 12/39] irqchip/sifive-plic: Add support for Renesas RZ/Five SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 13/39] irqchip/sifive-plic: Make better use of the effective affinity mask Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 14/39] irqchip/sifive-plic: Separate the enable and mask operations Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 15/39] clocksource/drivers/renesas-ostm: Add support for RZ/V2L SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 16/39] clocksource/drivers/riscv: Increase the clock source rating Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 17/39] clocksource/drivers/riscv: Get rid of clocksource_arch_init() callback Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 18/39] mmc: host: Kconfig: Make MMC_SDHI_INTERNAL_DMAC config option dependant on ARCH_RENESAS Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 19/39] dt-bindings: riscv: Sort the CPU core list alphabetically Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 20/39] dt-bindings: riscv: Add Andes AX45MP core to the list Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 21/39] dt-bindings: clock: r9a07g043-cpg: Add Renesas RZ/Five CPG Clock and Reset Definitions Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 22/39] dt-bindings: cache: andestech,ax45mp-cache: Add DT binding documentation for L2 cache controller Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 23/39] soc: renesas: Identify RZ/Five SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 24/39] clk: renesas: r9a07g043: Add support for " Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 25/39] cache: Add L2 cache management for Andes AX45MP RISC-V core Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 26/39] cache: ax45mp_cache: Add non coherent support Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 27/39] soc: renesas: Kconfig: Select the required configs for RZ/Five SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 28/39] riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 29/39] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 30/39] riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 31/39] riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable ADC/OPP/Thermal Zones/TSU Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 32/39] riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 33/39] riscv: dts: renesas: rzfive-smarc-som: Enable WDT Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 34/39] riscv: dts: renesas: rzfive-smarc-som: Enable OSTM nodes Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 35/39] riscv: dts: renesas: rzfive-smarc-som: Drop PHY interrupt support for ETH{0,1} Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 36/39] riscv: dts: renesas: Clean up dtbs_check W=1 warning due to empty phy node Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 37/39] riscv: dts: renesas: r9a07g043f: Add L2 cache node Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 38/39] riscv: dts: renesas: r9a07g043f: Add dma-noncoherent property Lad Prabhakar
2024-01-30 20:33 ` [RFC PATCH 5.10.y-cip 39/39] riscv: dts: renesas: rzfive-smarc: Enable the blocks which were explicitly disabled Lad Prabhakar
2024-01-31 11:33 ` Pavel Machek [this message]
2024-02-01 12:09 ` [cip-dev] [RFC PATCH 5.10.y-cip 00/39] Add support for Renesas RZ/Five RISC-V SoC Chris Paterson
2024-02-05 9:45 ` Prabhakar Mahadev Lad
2024-02-05 10:14 ` Pavel Machek
2024-02-05 10:26 ` Prabhakar Mahadev Lad
2024-02-05 10:29 ` Pavel Machek
2024-02-05 10:31 ` Prabhakar Mahadev Lad
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZbowIA9sDtDExkBU@duo.ucw.cz \
--to=pavel@denx.de \
--cc=biju.das.jz@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox