From: Pavel Machek <pavel@denx.de>
To: nobuhiro1.iwamatsu@toshiba.co.jp
Cc: prabhakar.mahadev-lad.rj@bp.renesas.com,
cip-dev@lists.cip-project.org, pavel@denx.de,
biju.das.jz@bp.renesas.com
Subject: Re: [PATCH 6.1.y-cip 0/9] Add IRQC support for RZ/Five SoC
Date: Mon, 8 Jul 2024 09:46:07 +0200 [thread overview]
Message-ID: <ZouZPxvfkh7R5Edl@duo.ucw.cz> (raw)
In-Reply-To: <OS3PR01MB6391ADDA9FCEE7A5B46567E592DA2@OS3PR01MB6391.jpnprd01.prod.outlook.com>
[-- Attachment #1: Type: text/plain, Size: 443 bytes --]
Hi!
> I reviewed this series, I don' t have any comment.
> I can apppy this series, if there are no other comments.
>
> Reviewed-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
Thanks for review, I applied the series with your reviewed-by tag.
Best regards,
Pavel
--
DENX Software Engineering GmbH, Managing Director: Erika Unter
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]
prev parent reply other threads:[~2024-07-08 7:46 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-05 13:04 [PATCH 6.1.y-cip 0/9] Add IRQC support for RZ/Five SoC Lad Prabhakar
2024-07-05 13:04 ` [PATCH 6.1.y-cip 1/9] dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Update interrupts Lad Prabhakar
2024-07-05 13:04 ` [PATCH 6.1.y-cip 2/9] dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Document RZ/Five SoC Lad Prabhakar
2024-07-05 13:04 ` [PATCH 6.1.y-cip 3/9] irqchip/renesas-rzg2l: Simplify rzg2l_irqc_irq_{en,dis}able() Lad Prabhakar
2024-07-05 13:04 ` [PATCH 6.1.y-cip 4/9] irqchip/renesas-rzg2l: Add support for RZ/Five SoC Lad Prabhakar
2024-07-05 13:04 ` [PATCH 6.1.y-cip 5/9] irqchip/renesas-rzg2l: Reorder function calls in rzg2l_irqc_irq_disable() Lad Prabhakar
2024-07-05 13:04 ` [PATCH 6.1.y-cip 6/9] riscv: dts: renesas: r9a07g043f: Add IRQC node to RZ/Five SoC DTSI Lad Prabhakar
2024-07-05 13:04 ` [PATCH 6.1.y-cip 7/9] arm64: dts: renesas: r9a07g043: Move interrupt-parent property to common DTSI Lad Prabhakar
2024-07-05 13:04 ` [PATCH 6.1.y-cip 8/9] riscv: dts: renesas: rzfive-smarc-som: Drop deleting interrupt properties from ETH0/1 nodes Lad Prabhakar
2024-07-05 13:04 ` [PATCH 6.1.y-cip 9/9] cache: ax45mp_cache: Align end size to cache boundary in ax45mp_dma_cache_wback() Lad Prabhakar
2024-07-07 9:17 ` [PATCH 6.1.y-cip 0/9] Add IRQC support for RZ/Five SoC Pavel Machek
2024-07-08 6:39 ` nobuhiro1.iwamatsu
2024-07-08 7:46 ` Pavel Machek [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZouZPxvfkh7R5Edl@duo.ucw.cz \
--to=pavel@denx.de \
--cc=biju.das.jz@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox