From: Pavel Machek <pavel@denx.de>
To: prabhakar.mahadev-lad.rj@bp.renesas.com
Cc: cip-dev@lists.cip-project.org,
Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
Biju Das <biju.das.jz@bp.renesas.com>,
Fabrizio Castro <fabrizio.castro.jz@renesas.com>
Subject: Re: [cip-dev] [PATCH 6.12.y-cip 00/10] Add SYS and OPP support to Renesas RZ/V2H(P) SoC
Date: Fri, 25 Apr 2025 09:31:16 +0200 [thread overview]
Message-ID: <aAs6RCYTuzmkBTBY@duo.ucw.cz> (raw)
In-Reply-To: <20250423181400.13960-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
[-- Attachment #1: Type: text/plain, Size: 633 bytes --]
Hi!
> This patch series aims to add SYS support to RZ/V2H SoC.
> The base driver was first added to RZ/G3S and later extended to
> RZ/V2H SoC hence Ive included changes for RZ/G3S too. Alsong side
> added the clock and reset entries for SYS and GIC and added OPP
> table to the RZ/V2H SoC DTSI.
>
> Note,
> - All the patches have been cherry-picked from v6.15-rc3.
> - I plan to send similar patch series for v6.1-cip
Thank you, applied.
Best regards,
Pavel
--
DENX Software Engineering GmbH, Managing Director: Erika Unter
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]
prev parent reply other threads:[~2025-04-25 7:31 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-23 18:13 [PATCH 6.12.y-cip 00/10] Add SYS and OPP support to Renesas RZ/V2H(P) SoC Lad Prabhakar
2025-04-23 18:13 ` [PATCH 6.12.y-cip 01/10] clk: renesas: r9a09g057: Add reset entry for SYS Lad Prabhakar
2025-04-23 18:13 ` [PATCH 6.12.y-cip 02/10] clk: renesas: r9a09g057: Add clock and reset entries for GIC Lad Prabhakar
2025-04-23 18:13 ` [PATCH 6.12.y-cip 03/10] soc: renesas: Add SYSC driver for Renesas RZ family Lad Prabhakar
2025-04-23 19:15 ` Pavel Machek
2025-04-23 19:42 ` Prabhakar Mahadev Lad
2025-04-23 18:13 ` [PATCH 6.12.y-cip 04/10] soc: renesas: rz-sysc: Move RZ/G3S SoC detection to the SYSC driver Lad Prabhakar
2025-04-23 18:13 ` [PATCH 6.12.y-cip 05/10] soc: renesas: rz-sysc: Add support for RZ/G3E family Lad Prabhakar
2025-04-23 18:13 ` [PATCH 6.12.y-cip 06/10] soc: renesas: rz-sysc: Move RZ/V2H SoC detection to the SYS driver Lad Prabhakar
2025-04-23 18:13 ` [PATCH 6.12.y-cip 07/10] soc: renesas: r9a09g057-sys: Add a callback to print SoC-specific extra features Lad Prabhakar
2025-04-23 18:13 ` [PATCH 6.12.y-cip 08/10] arm64: dts: renesas: r9a08g045: Enable SYS node Lad Prabhakar
2025-04-23 18:13 ` [PATCH 6.12.y-cip 09/10] arm64: dts: renesas: r9a09g057: " Lad Prabhakar
2025-04-23 18:14 ` [PATCH 6.12.y-cip 10/10] arm64: dts: renesas: r9a09g057: Add OPP table Lad Prabhakar
2025-04-23 19:16 ` [cip-dev] [PATCH 6.12.y-cip 00/10] Add SYS and OPP support to Renesas RZ/V2H(P) SoC Pavel Machek
2025-04-25 7:31 ` Pavel Machek [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aAs6RCYTuzmkBTBY@duo.ucw.cz \
--to=pavel@denx.de \
--cc=biju.das.jz@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
--cc=fabrizio.castro.jz@renesas.com \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox