From: Pavel Machek <pavel@nabladev.com>
To: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
Cc: cip-dev@lists.cip-project.org,
Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
Pavel Machek <pavel@nabladev.com>,
Biju Das <biju.das.jz@bp.renesas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>,
tomm.merciai@gmail.com
Subject: Re: [PATCH 6.1.y-cip 00/32] Add RSPI support for RZ/G3E SoC
Date: Mon, 22 Jun 2026 11:15:18 +0200 [thread overview]
Message-ID: <ajj9JpDbCcGuSyCR@duo.ucw.cz> (raw)
In-Reply-To: <20260617083003.1071543-1-tommaso.merciai.xr@bp.renesas.com>
[-- Attachment #1: Type: text/plain, Size: 904 bytes --]
Hi!
> This patch series adds RSPI support for the Renesas RZ/G3E SoC, which
> features three RSPI controllers. The series also enables DMA support in
> the RSPI driver, and backports the necessary infrastructure changes
> into linux-6.1.y-cip.
>
> The series is structured as follows:
> - Clock entries for the three RSPI instances on RZ/G3E SoC
> - DT binding updates: document DMA properties and add RZ/G3E compatible
> - Device tree nodes for RZ/G3E RSPI controllers and SMARC board enablement
> - Driver improvements backported from mainline: DMA support, device-managed
> APIs, bug fixes for clock setup and FIFO thresholds
I'm still reviewing this, and will have some comments, but it looks
good so far. I will likely apply this, if it passes testing and there
are no other comments.
Best regards,
Pavel
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]
prev parent reply other threads:[~2026-06-22 9:15 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-17 8:29 [PATCH 6.1.y-cip 00/32] Add RSPI support for RZ/G3E SoC Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 01/32] dmaengine: Add devm_dma_request_chan() Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 02/32] spi: Introduce internal spi_xfer_is_dma_mapped() helper Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 03/32] clk: renesas: r9a09g047: Add entries for the RSPIs Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 04/32] spi: dt-bindings: renesas,rzv2h-rspi: document optional support for DMA Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 05/32] spi: dt-bindings: renesas,rzv2h-rspi: allow multiple DMAs Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 06/32] spi: dt-bindings: renesas,rzv2h-rspi: Document dmas property Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 07/32] spi: dt-bindings: renesas,rzv2h-rspi: Document RZ/G3E SoC support Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 08/32] spi: rzv2h-rspi: make resets optional Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 09/32] spi: rzv2h-rspi: make FIFO size chip-specific Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 10/32] spi: rzv2h-rspi: make clocks chip-specific Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 11/32] spi: rzv2h-rspi: move register writes out of rzv2h_rspi_setup_clock() Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 12/32] spi: rzv2h-rspi: avoid recomputing transfer frequency Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 13/32] spi: rzv2h-rspi: make transfer clock rate finding chip-specific Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 14/32] spi: rzv2h-rspi: add support for using PCLK for transfer clock Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 15/32] spi: rzv2h-rspi: add support for variable " Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 16/32] spi: rzv2h-rspi: add support for loopback mode Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 17/32] spi: rzv2h-rspi: add support for RZ/T2H and RZ/N2H Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 18/32] spi: rzv2h-rspi: fix rzv2h_rspi_transfer_one() indentation Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 19/32] spi: rzv2h-rspi: remove call to spi_finalize_current_transfer() Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 20/32] spi: rzv2h-rspi: use device-managed APIs Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 21/32] spi: rzv2h-rspi: store RX interrupt in state Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 22/32] spi: rzv2h-rspi: set MUST_RX/MUST_TX Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 23/32] spi: rzv2h-rspi: set TX FIFO threshold to 0 Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 24/32] spi: rzv2h-rspi: enable TX buffer empty interrupt Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 25/32] spi: rzv2h-rspi: split out PIO transfer Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 26/32] spi: rzv2h-rspi: add support for DMA mode Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 27/32] spi: rzv2h-rspi: Fix max_speed_hz advertising prohibited bit rate Tommaso Merciai
2026-06-17 8:29 ` [PATCH 6.1.y-cip 28/32] spi: rzv2h-rspi: Fix invalid SPR=0/BRDV=0 clock configuration Tommaso Merciai
2026-06-17 8:30 ` [PATCH 6.1.y-cip 29/32] spi: rzv2h-rspi: Simplify clock rate search function signatures Tommaso Merciai
2026-06-17 8:30 ` [PATCH 6.1.y-cip 30/32] spi: rzv2h-rspi: Fix silent failure in clock setup error path Tommaso Merciai
2026-06-17 8:30 ` [PATCH 6.1.y-cip 31/32] arm64: dts: renesas: r9a09g047: Add RSPI nodes Tommaso Merciai
2026-06-17 8:30 ` [PATCH 6.1.y-cip 32/32] arm64: dts: renesas: r9a09g047e57-smarc: Enable RSPI0 Tommaso Merciai
2026-06-22 9:15 ` Pavel Machek [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ajj9JpDbCcGuSyCR@duo.ucw.cz \
--to=pavel@nabladev.com \
--cc=biju.das.jz@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=tomm.merciai@gmail.com \
--cc=tommaso.merciai.xr@bp.renesas.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox