From mboxrd@z Thu Jan  1 00:00:00 1970
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Subject: [v2,2/4] dmaengine: xilinx_dma: properly configure the SG mode bit in the driver for cdma
From: Kedareswara rao Appana <appana.durga.rao@xilinx.com>
Message-Id: <1514961731-1916-3-git-send-email-appanad@xilinx.com>
Date: Wed, 3 Jan 2018 12:12:09 +0530
To: dan.j.williams@intel.com, vinod.koul@intel.com, michal.simek@xilinx.com, appanad@xilinx.com, lars@metafoo.de, akinobu.mita@gmail.com, joabreu@synopsys.com, mike.looijmans@topic.nl, kedare06@gmail.com
Cc: dmaengine@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
List-ID: <dmaengine.vger.kernel.org>

SWYgdGhlIGhhcmR3YXJlIGlzIGNvbmZpZ3VyZWQgZm9yIFNjYXR0ZXIgR2F0aGVyKFNHKSBtb2Rl
LAphbmQgaGFyZHdhcmUgaXMgaWRsZSwgaW4gdGhlIGNvbnRyb2wgcmVnaXN0ZXIgU0cgbW9kZSBi
aXQKbXVzdCBiZSBzZXQgdG8gYSAwIHRoZW4gYmFjayB0byAxIGJ5IHRoZSBzb2Z0d2FyZSwgdG8g
Zm9yY2UKdGhlIENETUEgU0cgZW5naW5lIHRvIHVzZSBhIG5ldyB2YWx1ZSB3cml0dGVuIHRvIHRo
ZSBDVVJERVNDX1BOVFIKcmVnaXN0ZXIsIGZhaWx1cmUgdG8gZG8gc28gY291bGQgcmVzdWx0IGVy
cm9ycyBmcm9tIHRoZSBkbWFlbmdpbmUuCgpUaGlzIHBhdGNoIHVwZGF0ZXMgdGhlIHNhbWUuCgpT
aWduZWQtb2ZmLWJ5OiBLZWRhcmVzd2FyYSByYW8gQXBwYW5hIDxhcHBhbmFkQHhpbGlueC5jb20+
Ci0tLQpDaGFuZ2VzIGZvciB2MjoKLS0+IEltcHJvdmVkIGNvbW1pdCBtZXNzYWdlIHRpdGxlIGFu
ZCBkZXNjcmlwdGlvbiAKYXMgc3VnZ2VzdGVkIGJ5IFZpbm9kLgoKIGRyaXZlcnMvZG1hL3hpbGlu
eC94aWxpbnhfZG1hLmMgfCAxMCArKysrKysrKysrCiAxIGZpbGUgY2hhbmdlZCwgMTAgaW5zZXJ0
aW9ucygrKQoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvZG1hL3hpbGlueC94aWxpbnhfZG1hLmMgYi9k
cml2ZXJzL2RtYS94aWxpbngveGlsaW54X2RtYS5jCmluZGV4IDIxYWM5NTQuLjg0Njc2NzEgMTAw
NjQ0Ci0tLSBhL2RyaXZlcnMvZG1hL3hpbGlueC94aWxpbnhfZG1hLmMKKysrIGIvZHJpdmVycy9k
bWEveGlsaW54L3hpbGlueF9kbWEuYwpAQCAtMTIwNCw2ICsxMjA0LDEyIEBAIHN0YXRpYyB2b2lk
IHhpbGlueF9jZG1hX3N0YXJ0X3RyYW5zZmVyKHN0cnVjdCB4aWxpbnhfZG1hX2NoYW4gKmNoYW4p
CiAJfQogCiAJaWYgKGNoYW4tPmhhc19zZykgeworCQlkbWFfY3RybF9jbHIoY2hhbiwgWElMSU5Y
X0RNQV9SRUdfRE1BQ1IsCisJCQkgICAgIFhJTElOWF9DRE1BX0NSX1NHTU9ERSk7CisKKwkJZG1h
X2N0cmxfc2V0KGNoYW4sIFhJTElOWF9ETUFfUkVHX0RNQUNSLAorCQkJICAgICBYSUxJTlhfQ0RN
QV9DUl9TR01PREUpOworCiAJCXhpbGlueF93cml0ZShjaGFuLCBYSUxJTlhfRE1BX1JFR19DVVJE
RVNDLAogCQkJICAgICBoZWFkX2Rlc2MtPmFzeW5jX3R4LnBoeXMpOwogCkBAIC0yMDUyLDYgKzIw
NTgsMTAgQEAgc3RhdGljIGludCB4aWxpbnhfZG1hX3Rlcm1pbmF0ZV9hbGwoc3RydWN0IGRtYV9j
aGFuICpkY2hhbikKIAkJY2hhbi0+Y3ljbGljID0gZmFsc2U7CiAJfQogCisJaWYgKChjaGFuLT54
ZGV2LT5kbWFfY29uZmlnLT5kbWF0eXBlID09IFhETUFfVFlQRV9DRE1BKSAmJiBjaGFuLT5oYXNf
c2cpCisJCWRtYV9jdHJsX2NscihjaGFuLCBYSUxJTlhfRE1BX1JFR19ETUFDUiwKKwkJCSAgICAg
WElMSU5YX0NETUFfQ1JfU0dNT0RFKTsKKwogCXJldHVybiAwOwogfQogCg==