From mboxrd@z Thu Jan  1 00:00:00 1970
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Subject: [1/4] dt-bindings: dma: uart: add uart dma bindings
From: Long Cheng <long.cheng@mediatek.com>
Message-Id: <1537425673-18807-2-git-send-email-long.cheng@mediatek.com>
Date: Thu, 20 Sep 2018 14:41:10 +0800
To: Vinod Koul <vkoul@kernel.org>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>
Cc: Matthias Brugger <matthias.bgg@gmail.com>, Dan Williams <dan.j.williams@intel.com>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Jiri Slaby <jslaby@suse.com>, Ed Blake <ed.blake@sondrel.com>, Long Cheng <long.cheng@mediatek.com>, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, srv_heupstream@mediatek.com, Yingjoe Chen <yingjoe.chen@mediatek.com>, YT Shen <yt.shen@mediatek.com>
List-ID: <dmaengine.vger.kernel.org>

YWRkIHVhcnQgZG1hIGJpbmRpbmdzCgpTaWduZWQtb2ZmLWJ5OiBMb25nIENoZW5nIDxsb25nLmNo
ZW5nQG1lZGlhdGVrLmNvbT4KLS0tCiAuLi4vZGV2aWNldHJlZS9iaW5kaW5ncy9kbWEvODI1MF9t
dGtfZG1hLnR4dCAgICAgICB8ICAgMzIgKysrKysrKysrKysrKysrKysrKysKIDEgZmlsZSBjaGFu
Z2VkLCAzMiBpbnNlcnRpb25zKCspCiBjcmVhdGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9k
ZXZpY2V0cmVlL2JpbmRpbmdzL2RtYS84MjUwX210a19kbWEudHh0CgpkaWZmIC0tZ2l0IGEvRG9j
dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2RtYS84MjUwX210a19kbWEudHh0IGIvRG9j
dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2RtYS84MjUwX210a19kbWEudHh0Cm5ldyBm
aWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAuLmIxNDBjZjQKLS0tIC9kZXYvbnVsbAorKysg
Yi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZG1hLzgyNTBfbXRrX2RtYS50eHQK
QEAgLTAsMCArMSwzMiBAQAorKiBNZWRpYXRlayBVQVJUIEFQRE1BIENvbnRyb2xsZXIKKworUmVx
dWlyZWQgcHJvcGVydGllczoKKy0gY29tcGF0aWJsZSBzaG91bGQgY29udGFpbjoKKyAgKiAibWVk
aWF0ZWssbXQyNzEyLXVhcnQtZG1hIiBmb3IgTVQyNzEyIGNvbXBhdGlibGUgQVBETUEKKyAgKiAi
bWVkaWF0ZWssbXQ2NTc3LXVhcnQtZG1hIiBmb3IgTVQ2NTc3IGFuZCBhbGwgb2YgdGhlIGFib3Zl
CisKKy0gcmVnOiBUaGUgYmFzZSBhZGRyZXNzIG9mIHRoZSBBUERNQSByZWdpc3RlciBiYW5rLgor
CistIGludGVycnVwdHM6IEEgc2luZ2xlIGludGVycnVwdCBzcGVjaWZpZXIuCisKKy0gY2xvY2tz
IDogTXVzdCBjb250YWluIGFuIGVudHJ5IGZvciBlYWNoIGVudHJ5IGluIGNsb2NrLW5hbWVzLgor
ICBTZWUgLi4vY2xvY2tzL2Nsb2NrLWJpbmRpbmdzLnR4dCBmb3IgZGV0YWlscy4KKy0gY2xvY2st
bmFtZXM6IFRoZSBBUERNQSBjbG9jayBmb3IgcmVnaXN0ZXIgYWNjZXNzZXMKKworRXhhbXBsZXM6
CisKKwlhcGRtYTogZG1hLWNvbnRyb2xsZXJAMTEwMDAzODAgeworCQljb21wYXRpYmxlID0gIm1l
ZGlhdGVrLG10MjcxMi11YXJ0LWRtYSI7CisJCXJlZyA9IDwwIDB4MTEwMDAzODAgMCAweDQwMD47
CisJCWludGVycnVwdHMgPSA8R0lDX1NQSSA2MyBJUlFfVFlQRV9MRVZFTF9MT1c+LAorCQkJICAg
ICA8R0lDX1NQSSA2NCBJUlFfVFlQRV9MRVZFTF9MT1c+LAorCQkJICAgICA8R0lDX1NQSSA2NSBJ
UlFfVFlQRV9MRVZFTF9MT1c+LAorCQkJICAgICA8R0lDX1NQSSA2NiBJUlFfVFlQRV9MRVZFTF9M
T1c+LAorCQkJICAgICA8R0lDX1NQSSA2NyBJUlFfVFlQRV9MRVZFTF9MT1c+LAorCQkJICAgICA8
R0lDX1NQSSA2OCBJUlFfVFlQRV9MRVZFTF9MT1c+LAorCQkJICAgICA8R0lDX1NQSSA2OSBJUlFf
VFlQRV9MRVZFTF9MT1c+LAorCQkJICAgICA8R0lDX1NQSSA3MCBJUlFfVFlQRV9MRVZFTF9MT1c+
OworCQljbG9ja3MgPSA8JnBlcmljZmcgQ0xLX1BFUklfQVBfRE1BPjsKKwkJY2xvY2stbmFtZXMg
PSAiYXBkbWEiOworCQkjZG1hLWNlbGxzID0gPDE+OworCX07ClwgTm8gbmV3bGluZSBhdCBlbmQg
b2YgZmlsZQo=