From mboxrd@z Thu Jan  1 00:00:00 1970
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Subject: [v2,1/4] dt-bindings: dma: uart: add uart dma bindings
From: Long Cheng <long.cheng@mediatek.com>
Message-Id: <1543999380-7946-2-git-send-email-long.cheng@mediatek.com>
Date: Wed, 5 Dec 2018 16:42:57 +0800
To: Vinod Koul <vkoul@kernel.org>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>
Cc: Matthias Brugger <matthias.bgg@gmail.com>, Dan Williams <dan.j.williams@intel.com>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Jiri Slaby <jslaby@suse.com>, Sean Wang <sean.wang@mediatek.com>, Long Cheng <long.cheng@mediatek.com>, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, srv_heupstream@mediatek.com, Yingjoe Chen <yingjoe.chen@mediatek.com>, YT Shen <yt.shen@mediatek.com>
List-ID: <dmaengine.vger.kernel.org>

YWRkIHVhcnQgZG1hIGJpbmRpbmdzCgpTaWduZWQtb2ZmLWJ5OiBMb25nIENoZW5nIDxsb25nLmNo
ZW5nQG1lZGlhdGVrLmNvbT4KUmV2aWV3ZWQtYnk6IFJvYiBIZXJyaW5nIDxyb2JoQGtlcm5lbC5v
cmc+Ci0tLQogLi4uL2RldmljZXRyZWUvYmluZGluZ3MvZG1hLzgyNTBfbXRrX2RtYS50eHQgICAg
ICAgfCAgIDMzICsrKysrKysrKysrKysrKysrKysrCiAxIGZpbGUgY2hhbmdlZCwgMzMgaW5zZXJ0
aW9ucygrKQogY3JlYXRlIG1vZGUgMTAwNjQ0IERvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5k
aW5ncy9kbWEvODI1MF9tdGtfZG1hLnR4dAoKZGlmZiAtLWdpdCBhL0RvY3VtZW50YXRpb24vZGV2
aWNldHJlZS9iaW5kaW5ncy9kbWEvODI1MF9tdGtfZG1hLnR4dCBiL0RvY3VtZW50YXRpb24vZGV2
aWNldHJlZS9iaW5kaW5ncy9kbWEvODI1MF9tdGtfZG1hLnR4dApuZXcgZmlsZSBtb2RlIDEwMDY0
NAppbmRleCAwMDAwMDAwLi4zZmUwOTYxCi0tLSAvZGV2L251bGwKKysrIGIvRG9jdW1lbnRhdGlv
bi9kZXZpY2V0cmVlL2JpbmRpbmdzL2RtYS84MjUwX210a19kbWEudHh0CkBAIC0wLDAgKzEsMzMg
QEAKKyogTWVkaWF0ZWsgVUFSVCBBUERNQSBDb250cm9sbGVyCisKK1JlcXVpcmVkIHByb3BlcnRp
ZXM6CistIGNvbXBhdGlibGUgc2hvdWxkIGNvbnRhaW46CisgICogIm1lZGlhdGVrLG10MjcxMi11
YXJ0LWRtYSIgZm9yIE1UMjcxMiBjb21wYXRpYmxlIEFQRE1BCisgICogIm1lZGlhdGVrLG10NjU3
Ny11YXJ0LWRtYSIgZm9yIE1UNjU3NyBhbmQgYWxsIG9mIHRoZSBhYm92ZQorCistIHJlZzogVGhl
IGJhc2UgYWRkcmVzcyBvZiB0aGUgQVBETUEgcmVnaXN0ZXIgYmFuay4KKworLSBpbnRlcnJ1cHRz
OiBBIHNpbmdsZSBpbnRlcnJ1cHQgc3BlY2lmaWVyLgorCistIGNsb2NrcyA6IE11c3QgY29udGFp
biBhbiBlbnRyeSBmb3IgZWFjaCBlbnRyeSBpbiBjbG9jay1uYW1lcy4KKyAgU2VlIC4uL2Nsb2Nr
cy9jbG9jay1iaW5kaW5ncy50eHQgZm9yIGRldGFpbHMuCistIGNsb2NrLW5hbWVzOiBUaGUgQVBE
TUEgY2xvY2sgZm9yIHJlZ2lzdGVyIGFjY2Vzc2VzCisKK0V4YW1wbGVzOgorCisJYXBkbWE6IGRt
YS1jb250cm9sbGVyQDExMDAwMzgwIHsKKwkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDI3MTIt
dWFydC1kbWEiOworCQlyZWcgPSA8MCAweDExMDAwMzgwIDAgMHg0MDA+OworCQlpbnRlcnJ1cHRz
ID0gPEdJQ19TUEkgNjMgSVJRX1RZUEVfTEVWRUxfTE9XPiwKKwkJCSAgICAgPEdJQ19TUEkgNjQg
SVJRX1RZUEVfTEVWRUxfTE9XPiwKKwkJCSAgICAgPEdJQ19TUEkgNjUgSVJRX1RZUEVfTEVWRUxf
TE9XPiwKKwkJCSAgICAgPEdJQ19TUEkgNjYgSVJRX1RZUEVfTEVWRUxfTE9XPiwKKwkJCSAgICAg
PEdJQ19TUEkgNjcgSVJRX1RZUEVfTEVWRUxfTE9XPiwKKwkJCSAgICAgPEdJQ19TUEkgNjggSVJR
X1RZUEVfTEVWRUxfTE9XPiwKKwkJCSAgICAgPEdJQ19TUEkgNjkgSVJRX1RZUEVfTEVWRUxfTE9X
PiwKKwkJCSAgICAgPEdJQ19TUEkgNzAgSVJRX1RZUEVfTEVWRUxfTE9XPjsKKwkJY2xvY2tzID0g
PCZwZXJpY2ZnIENMS19QRVJJX0FQX0RNQT47CisJCWNsb2NrLW5hbWVzID0gImFwZG1hIjsKKwkJ
I2RtYS1jZWxscyA9IDwxPjsKKwl9OworCg==