From mboxrd@z Thu Jan  1 00:00:00 1970
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Subject: [2/7] dmaengine: stm32-dma: fix incomplete configuration in cyclic mode
From: Joel Fernandes <joel@joelfernandes.org>
Message-Id: <20181009054752.145978-3-joel@joelfernandes.org>
Date: Mon,  8 Oct 2018 22:47:47 -0700
To: stable@vger.kernel.org
Cc: Pierre Yves MORDRET <pierre-yves.mordret@st.com>, Hugues Fruchet <hugues.fruchet@st.com>, Vinod Koul <vinod.koul@intel.com>, gregkh@linuxfoundation.org, Alexandre Torgue <alexandre.torgue@st.com>, Dan Williams <dan.j.williams@intel.com>, dmaengine@vger.kernel.org, "Joel Fernandes (Google)" <joel@joelfernandes.org>, "moderated list:ARM/STM32
	ARCHITECTURE" <linux-arm-kernel@lists.infradead.org>, linux-kernel@vger.kernel.org, Maxime Coquelin <mcoquelin.stm32@gmail.com>
List-ID: <dmaengine.vger.kernel.org>

RnJvbTogUGllcnJlIFl2ZXMgTU9SRFJFVCA8cGllcnJlLXl2ZXMubW9yZHJldEBzdC5jb20+CgpX
aGVuIGluIGN5Y2xpYyBtb2RlLCB0aGUgY29uZmlndXJhdGlvbiBpcyB1cGRhdGVkIGFmdGVyIGhh
dmluZyBzdGFydGVkIHRoZQpETUEgaGFyZHdhcmUgKFNUTTMyX0RNQV9TQ1JfRU4pIGxlYWRpbmcg
dG8gaW5jb21wbGV0ZSBjb25maWd1cmF0aW9uIG9mClNNeEFSIHJlZ2lzdGVycy4KClNpZ25lZC1v
ZmYtYnk6IFBpZXJyZS1ZdmVzIE1PUkRSRVQgPHBpZXJyZS15dmVzLm1vcmRyZXRAc3QuY29tPgpT
aWduZWQtb2ZmLWJ5OiBIdWd1ZXMgRnJ1Y2hldCA8aHVndWVzLmZydWNoZXRAc3QuY29tPgpTaWdu
ZWQtb2ZmLWJ5OiBWaW5vZCBLb3VsIDx2aW5vZC5rb3VsQGludGVsLmNvbT4KLS0tCiBkcml2ZXJz
L2RtYS9zdG0zMi1kbWEuYyB8IDggKysrKysrLS0KIDEgZmlsZSBjaGFuZ2VkLCA2IGluc2VydGlv
bnMoKyksIDIgZGVsZXRpb25zKC0pCgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9kbWEvc3RtMzItZG1h
LmMgYi9kcml2ZXJzL2RtYS9zdG0zMi1kbWEuYwppbmRleCA0MDk5OTQ4YjY5MTQuLmZhZTdkZTU0
ZjAwYSAxMDA2NDQKLS0tIGEvZHJpdmVycy9kbWEvc3RtMzItZG1hLmMKKysrIGIvZHJpdmVycy9k
bWEvc3RtMzItZG1hLmMKQEAgLTQ0MSw2ICs0NDEsOCBAQCBzdGF0aWMgdm9pZCBzdG0zMl9kbWFf
ZHVtcF9yZWcoc3RydWN0IHN0bTMyX2RtYV9jaGFuICpjaGFuKQogCWRldl9kYmcoY2hhbjJkZXYo
Y2hhbiksICJTRkNSOiAgMHglMDh4XG4iLCBzZmNyKTsKIH0KIAorc3RhdGljIHZvaWQgc3RtMzJf
ZG1hX2NvbmZpZ3VyZV9uZXh0X3NnKHN0cnVjdCBzdG0zMl9kbWFfY2hhbiAqY2hhbik7CisKIHN0
YXRpYyB2b2lkIHN0bTMyX2RtYV9zdGFydF90cmFuc2ZlcihzdHJ1Y3Qgc3RtMzJfZG1hX2NoYW4g
KmNoYW4pCiB7CiAJc3RydWN0IHN0bTMyX2RtYV9kZXZpY2UgKmRtYWRldiA9IHN0bTMyX2RtYV9n
ZXRfZGV2KGNoYW4pOwpAQCAtNDgzLDYgKzQ4NSw5IEBAIHN0YXRpYyB2b2lkIHN0bTMyX2RtYV9z
dGFydF90cmFuc2ZlcihzdHJ1Y3Qgc3RtMzJfZG1hX2NoYW4gKmNoYW4pCiAJaWYgKHN0YXR1cykK
IAkJc3RtMzJfZG1hX2lycV9jbGVhcihjaGFuLCBzdGF0dXMpOwogCisJaWYgKGNoYW4tPmRlc2Mt
PmN5Y2xpYykKKwkJc3RtMzJfZG1hX2NvbmZpZ3VyZV9uZXh0X3NnKGNoYW4pOworCiAJc3RtMzJf
ZG1hX2R1bXBfcmVnKGNoYW4pOwogCiAJLyogU3RhcnQgRE1BICovCkBAIC01NzYsOCArNTgxLDcg
QEAgc3RhdGljIHZvaWQgc3RtMzJfZG1hX2lzc3VlX3BlbmRpbmcoc3RydWN0IGRtYV9jaGFuICpj
KQogCWlmICh2Y2hhbl9pc3N1ZV9wZW5kaW5nKCZjaGFuLT52Y2hhbikgJiYgIWNoYW4tPmRlc2Mg
JiYgIWNoYW4tPmJ1c3kpIHsKIAkJZGV2X2RiZyhjaGFuMmRldihjaGFuKSwgInZjaGFuICVwOiBp
c3N1ZWRcbiIsICZjaGFuLT52Y2hhbik7CiAJCXN0bTMyX2RtYV9zdGFydF90cmFuc2ZlcihjaGFu
KTsKLQkJaWYgKGNoYW4tPmRlc2MtPmN5Y2xpYykKLQkJCXN0bTMyX2RtYV9jb25maWd1cmVfbmV4
dF9zZyhjaGFuKTsKKwogCX0KIAlzcGluX3VubG9ja19pcnFyZXN0b3JlKCZjaGFuLT52Y2hhbi5s
b2NrLCBmbGFncyk7CiB9Cg==