From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f44.google.com (mail-pj1-f44.google.com [209.85.216.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 781BC33B6CC for ; Thu, 11 Jun 2026 03:53:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781150010; cv=none; b=RtpGSZohf+56HV+X/Bfn5Wv84PcvdM8tS70xAfFSgqk4jPkhsWN3GuIZV5a9oHiJ3ydPZbjqvI5YJBJpQHECZmcUKTgeWSqQ4mrErntmK5PfZbAvfH4gf8U2s+0pf7GtFBrIQfxHk5Di6Y3TgpLWIhskXcRgdXiOqwwTwM5FB9E= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781150010; c=relaxed/simple; bh=SOI5HmXjnx5R6WLI2V3ZreO6yRicXxjdlFUUoqrXGOA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=c6qxqm//h7hpmK0DojO6IkToUEtEu69FS5a0RBcn4RlE7wVKOcAZ3RIyC2SLz5IqLYM6ntiAP+DIncVpoiX3QSurOKEUOMcnRnN/ZaKpBUTku3dlgkX6O+tn2lM+D9t292Xx+0Jp9eq1pmioThMgjvKU8Ai+4F9Vki+62wfhb0g= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ikk4hzPU; arc=none smtp.client-ip=209.85.216.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ikk4hzPU" Received: by mail-pj1-f44.google.com with SMTP id 98e67ed59e1d1-36dd65b95f2so315851a91.0 for ; Wed, 10 Jun 2026 20:53:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1781150004; x=1781754804; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=bwl7yp6z2DJ8E/UGfDrMntTB6a7fFKpl/92m0Qbl/AQ=; b=Ikk4hzPUboMVvjTi2T2EGu++PVLfjDm0DJSLG8TJv1zNjxn/X/M37M469w2M+ZBCGF ppYAGRGfTRR9TAjL0pfKFEAbpbZTs6jZ/SKRc4bN81K3p4Ryy04Nch8IO0+SPaVxaXV+ y+H2/G7+YVh/SMBDP/GhEw5o8q8VGIvH7d5o2oYBtbC0WS6RUp0el2KVdX/7vW00D3/y uDpx4LULTwrJpISWSjNi+l/m0BZsqeBvUjvD0Vv0kFbTD+MsZRUVYOLObrZGZ6w9ehx5 aD34a/VGQx8bdEkc+HE7+F1WPJBmfhXhXU0ySwlCyATMQNK5BGpIQWMCi3RO7gP5ubTa QK4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781150004; x=1781754804; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=bwl7yp6z2DJ8E/UGfDrMntTB6a7fFKpl/92m0Qbl/AQ=; b=OpSg7MW+xoLzlWIs8f4I4QIIXwvdnuYduLiWLMgkYfHVoLXPAKsCngjBVV+OxXL+4B TXPsd2AUmZnPpz4uvJFSmr33uGz7eLS1+vnhnPW+hiHE1Llyq+r4cB5Cti6nk+l+ErJ2 zOpUzED5w2aoQa4EQnD/HkGU09T9kNMfYp57Ls/LUGA4cqd3tIZ2Pov4FIngLdFIcLPh +5zG6CRI53ehl4gVlsEivTYjjaPg+unptCEPeGBTEWkDe1B+oEWA1ZM7p1W2Pbq3Ny3v VJ+zrvO6JWGZUaPTYiDZkZoweJJnEXaQbNFuw62kBDSt0AakCwbKskrvFzbl+qRsdvNc ct9A== X-Gm-Message-State: AOJu0YxbYr9uYrrHJQDtWIJbGsQYiFCKgELrnHboEQEdwntiE8g7RsLd rSfOScrGo5S+v/sxCpPGTVNLh183yTStjbLxxLXSR9/iz9FunlPYOj2JcCquzg== X-Gm-Gg: Acq92OGpMh/NuaBnD6CWl6lbOWG4eTW4NN33kLL6U9IspP6/QrS/aShnHKatPpjk9S2 QPI6mUSw8Q0uSUegPzaRAO+B9HTq3qNMqIIusV3yMKF/vmCybkAf3T/EwvmC4iq5Z0Ovdl7RdEO FuES9b5O1XM3Fe7lVwjCfkq6RJbK2Bwqtli4amVNa9w14TMpw6oodI6tZJgu6HTcSjLM/S6v522 9FEYv5Kf5V+aRrnoxHP8J1L8BIQ21308VtSjnSw21Nw9WkMuvLx2he2b7PfpynD6dq1hg6nuMH0 xH1v7V62Yvgo4hj4xg1aJT16q9Mb7of1V70b/jxCxV2ZmYunvLafGGEMIei1zSkIscU6XGovDxO 7/KjSsEZzvhd3oTFprDHYGP4MTDsYQjXD9uGL8zivABYsb7q7Yj3/nYcJnoJpiR5+05QA0M5kJp Pvi0hhW1STW1Wh7t/PmSgSATi3U1ll3rJbo4TqVRW7Tjsr6HyeR/3frR0+WSepkifjESTf5OgQl hATVd+B5k8scNkscraJWLmdYdV3QvTbw62XNausPTTwGA== X-Received: by 2002:a17:90b:580d:b0:36d:630a:c4e4 with SMTP id 98e67ed59e1d1-37800fee6f0mr745354a91.3.1781150004392; Wed, 10 Jun 2026 20:53:24 -0700 (PDT) Received: from ryzen ([2601:644:8000:5b5d:7285:c2ff:fe45:8a32]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-377522a188asm910131a91.3.2026.06.10.20.53.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 20:53:23 -0700 (PDT) From: Rosen Penev To: dmaengine@vger.kernel.org Cc: Vinod Koul , Frank Li , Zhang Wei , Nathan Chancellor , Nick Desaulniers , Bill Wendling , Justin Stitt , linux-kernel@vger.kernel.org (open list), linuxppc-dev@lists.ozlabs.org (open list:FREESCALE DMA DRIVER), llvm@lists.linux.dev (open list:CLANG/LLVM BUILD SUPPORT:Keyword:\b(?i:clang|llvm)\b) Subject: [PATCHv4 14/15] dmaengine: fsldma: replace ppc-specific accessors with portable generic ones Date: Wed, 10 Jun 2026 20:52:44 -0700 Message-ID: <20260611035245.13439-15-rosenp@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260611035245.13439-1-rosenp@gmail.com> References: <20260611035245.13439-1-rosenp@gmail.com> Precedence: bulk X-Mailing-List: dmaengine@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit - Convert remaining in_be32/in_le32 calls to FSL_DMA_IN macro - Replace __ilog2 with generic ilog2 (pull in linux/log2.h) - Add linux/io.h include - Expand non-PPC accessor support from ARM-only to all architectures - Guard 64-bit generic accessors with CONFIG_64BIT; provide emulation using 32-bit accessors on 32-bit platforms Add COMPILE_TEST support as a result for extra compile coverage. Assisted-by: opencode:big-pickle Signed-off-by: Rosen Penev --- drivers/dma/Kconfig | 2 +- drivers/dma/fsldma.c | 11 ++++++----- drivers/dma/fsldma.h | 35 ++++++++++++++++++++++++++++++++--- 3 files changed, 39 insertions(+), 9 deletions(-) diff --git a/drivers/dma/Kconfig b/drivers/dma/Kconfig index 302021540d76..9b13e7aa31c7 100644 --- a/drivers/dma/Kconfig +++ b/drivers/dma/Kconfig @@ -206,7 +206,7 @@ config EP93XX_DMA config FSL_DMA tristate "Freescale Elo series DMA support" - depends on FSL_SOC + depends on FSL_SOC || COMPILE_TEST select DMA_ENGINE select ASYNC_TX_ENABLE_CHANNEL_SWITCH help diff --git a/drivers/dma/fsldma.c b/drivers/dma/fsldma.c index 0ee3d719ae95..157db416eaaf 100644 --- a/drivers/dma/fsldma.c +++ b/drivers/dma/fsldma.c @@ -32,6 +32,8 @@ #include #include #include +#include +#include #include #include "dmaengine.h" #include "fsldma.h" @@ -266,7 +268,7 @@ static void fsl_chan_set_src_loop_size(struct fsldma_chan *chan, int size) case 4: case 8: mode &= ~FSL_DMA_MR_SAHTS_MASK; - mode |= FSL_DMA_MR_SAHE | (__ilog2(size) << 14); + mode |= FSL_DMA_MR_SAHE | (ilog2(size) << 14); break; } @@ -299,7 +301,7 @@ static void fsl_chan_set_dst_loop_size(struct fsldma_chan *chan, int size) case 4: case 8: mode &= ~FSL_DMA_MR_DAHTS_MASK; - mode |= FSL_DMA_MR_DAHE | (__ilog2(size) << 16); + mode |= FSL_DMA_MR_DAHE | (ilog2(size) << 16); break; } @@ -326,7 +328,7 @@ static void fsl_chan_set_request_count(struct fsldma_chan *chan, int size) mode = get_mr(chan); mode &= ~FSL_DMA_MR_BWC_MASK; - mode |= (__ilog2(size) << 24) & FSL_DMA_MR_BWC_MASK; + mode |= (ilog2(size) << 24) & FSL_DMA_MR_BWC_MASK; set_mr(chan, mode); } @@ -1007,8 +1009,7 @@ static irqreturn_t fsldma_ctrl_irq(int irq, void *data) u32 gsr, mask; int i; - gsr = (fdev->feature & FSL_DMA_BIG_ENDIAN) ? in_be32(fdev->regs) - : in_le32(fdev->regs); + gsr = FSL_DMA_IN(fdev, fdev->regs, 32); mask = 0xff000000; dev_dbg(fdev->dev, "IRQ: gsr 0x%.8x\n", gsr); diff --git a/drivers/dma/fsldma.h b/drivers/dma/fsldma.h index d7b7a3138b85..01f93123b233 100644 --- a/drivers/dma/fsldma.h +++ b/drivers/dma/fsldma.h @@ -232,17 +232,46 @@ static void fsl_iowrite64be(u64 val, u64 __iomem *addr) out_be32((u32 __iomem *)addr + 1, (u32)val); } #endif -#endif - -#if defined(CONFIG_ARM64) || defined(CONFIG_ARM) +#else #define fsl_ioread32(p) ioread32(p) #define fsl_ioread32be(p) ioread32be(p) #define fsl_iowrite32(v, p) iowrite32(v, p) #define fsl_iowrite32be(v, p) iowrite32be(v, p) + +#ifdef CONFIG_64BIT #define fsl_ioread64(p) ioread64(p) #define fsl_ioread64be(p) ioread64be(p) #define fsl_iowrite64(v, p) iowrite64(v, p) #define fsl_iowrite64be(v, p) iowrite64be(v, p) +#else +static inline u64 fsl_ioread64(const u64 __iomem *addr) +{ + u32 val_lo = ioread32((u32 __iomem *)addr); + u32 val_hi = ioread32((u32 __iomem *)addr + 1); + + return ((u64)val_hi << 32) + val_lo; +} + +static inline void fsl_iowrite64(u64 val, u64 __iomem *addr) +{ + iowrite32(val >> 32, (u32 __iomem *)addr + 1); + iowrite32((u32)val, (u32 __iomem *)addr); +} + +static inline u64 fsl_ioread64be(const u64 __iomem *addr) +{ + u32 val_hi = ioread32be((u32 __iomem *)addr); + u32 val_lo = ioread32be((u32 __iomem *)addr + 1); + + return ((u64)val_hi << 32) + val_lo; +} + +static inline void fsl_iowrite64be(u64 val, u64 __iomem *addr) +{ + iowrite32be(val >> 32, (u32 __iomem *)addr); + iowrite32be((u32)val, (u32 __iomem *)addr + 1); +} +#endif #endif #define FSL_DMA_IN(fsl_dma, addr, width) \ -- 2.54.0