From: sashiko-bot@kernel.org
To: "Komal Bajaj" <komal.bajaj@oss.qualcomm.com>
Cc: dmaengine@vger.kernel.org, conor+dt@kernel.org, robh@kernel.org,
Frank.Li@kernel.org, devicetree@vger.kernel.org,
vkoul@kernel.org
Subject: Re: [PATCH v7 07/10] arm64: dts: qcom: shikra: Enable TSENS and thermal zones
Date: Mon, 20 Jul 2026 11:08:13 +0000 [thread overview]
Message-ID: <20260720110814.9686E1F00A3A@smtp.kernel.org> (raw)
In-Reply-To: <20260720-shikra-dt-m1-v7-7-7dc99100c6dd@oss.qualcomm.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] TSENS uplow interrupt must be routed through the MPM for thermal wakeup from sleep.
--
--- Patch [7]: [PATCH v7 07/10] arm64: dts: qcom: shikra: Enable TSENS and thermal zones ---
commit 5c7a177e376df4af941332f06d373b391bca3a3d
Author: Gaurav Kohli <gaurav.kohli@oss.qualcomm.com>
arm64: dts: qcom: shikra: Enable TSENS and thermal zones
This commit adds the TSENS node and thermal zones for the Shikra SoC.
It configures 14 thermal sensors distributed across the SoC, with hot and
maximum trip points defined at 110°C and 115°C.
> diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qcom/shikra.dtsi
> index 12e4281f7b358..3abd0a686d0e2 100644
> --- a/arch/arm64/boot/dts/qcom/shikra.dtsi
> +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi
[ ... ]
> @@ -998,6 +999,18 @@ spmi_bus: spmi@1c40000 {
> qcom,ee = <0>;
> };
>
> + tsens0: thermal-sensor@4411000 {
> + compatible = "qcom,shikra-tsens", "qcom,tsens-v2";
> + reg = <0x0 0x04411000 0x0 0x1000>,
> + <0x0 0x04410000 0x0 0x1000>;
> + interrupts = <GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH 0>,
[Severity: Medium]
Will this interrupt mapping prevent thermal wakeups from deep sleep?
The TSENS0 uplow interrupt is mapped directly to the GIC here. However, since
shikra.dtsi configures the MPM to handle this interrupt on pin 2, does this
need to be routed through the MPM instead?
It seems this should be defined using:
interrupts-extended = <&mpm 2 IRQ_TYPE_LEVEL_HIGH>
If mapped directly to the GIC, if the system heats up while suspended, it
will not wake up at the configured thermal trip points to perform thermal
mitigation or a graceful shutdown. It would eventually rely on the abrupt
hardware reset at 120°C.
> + <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH 0>;
> + interrupt-names = "uplow",
> + "critical";
> + #qcom,sensors = <14>;
> + #thermal-sensor-cells = <1>;
> + };
> +
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260720-shikra-dt-m1-v7-0-7dc99100c6dd@oss.qualcomm.com?part=7
next prev parent reply other threads:[~2026-07-20 11:08 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-20 10:49 [PATCH v7 00/10] arm64: dts: qcom: Extend Shikra device tree with peripheral and subsystem support Komal Bajaj
2026-07-20 10:49 ` [PATCH v7 01/10] arm64: dts: qcom: Add QUPv3 configuration for Shikra Komal Bajaj
2026-07-20 10:49 ` [PATCH v7 02/10] arm64: dts: qcom: shikra: Add DDR BWMON support Komal Bajaj
2026-07-20 10:49 ` [PATCH v7 03/10] arm64: dts: qcom: shikra: Add cpufreq-hw, EPSS L3 interconnect and OPP tables Komal Bajaj
2026-07-20 10:49 ` [PATCH v7 04/10] arm64: dts: qcom: shikra: Add SMP2P nodes Komal Bajaj
2026-07-20 10:49 ` [PATCH v7 05/10] arm64: dts: qcom: shikra: Add CDSP, LPAICP, MPSS remoteproc PAS nodes Komal Bajaj
2026-07-20 11:41 ` sashiko-bot
2026-07-20 10:49 ` [PATCH v7 06/10] arm64: dts: qcom: shikra: Enable CDSP, LPAICP and MPSS on EVK boards Komal Bajaj
2026-07-20 11:01 ` sashiko-bot
2026-07-20 10:49 ` [PATCH v7 07/10] arm64: dts: qcom: shikra: Enable TSENS and thermal zones Komal Bajaj
2026-07-20 11:08 ` sashiko-bot [this message]
2026-07-20 10:49 ` [PATCH v7 08/10] arm64: dts: qcom: shikra: add WiFi node support Komal Bajaj
2026-07-20 10:49 ` [PATCH v7 09/10] arm64: dts: qcom: shikra: Enable WiFi/BT on SoMs Komal Bajaj
2026-07-20 11:15 ` sashiko-bot
2026-07-20 10:49 ` [PATCH v7 10/10] arm64: dts: qcom: shikra: Add gpio-reserved-ranges to tlmm Komal Bajaj
2026-07-20 22:19 ` Dmitry Baryshkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260720110814.9686E1F00A3A@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=Frank.Li@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmaengine@vger.kernel.org \
--cc=komal.bajaj@oss.qualcomm.com \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox