From mboxrd@z Thu Jan 1 00:00:00 1970 From: Thomas Monjalon Subject: Re: [PATCH v3 3/5] ixgbe: Config PFVML2FLT register Date: Thu, 06 Nov 2014 14:57:19 +0100 Message-ID: <1527439.eYyC8gJdKq@xps13> References: <1414381533-30370-1-git-send-email-changchun.ouyang@intel.com> <1414732757-7241-1-git-send-email-changchun.ouyang@intel.com> <1414732757-7241-4-git-send-email-changchun.ouyang@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7Bit Cc: dev-VfR2kkLFssw@public.gmane.org To: Ouyang Changchun Return-path: In-Reply-To: <1414732757-7241-4-git-send-email-changchun.ouyang-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org> List-Id: patches and discussions about DPDK List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces-VfR2kkLFssw@public.gmane.org Sender: "dev" Title would be more high level. Example: "ixgbe: configure Rx mode for VMDQ" 2014-10-31 13:19, Ouyang Changchun: > + for (i = 0; i < (int)num_pools; i++) { > + if (cfg->rx_mode & ETH_VMDQ_ACCEPT_UNTAG) > + vmolr |= IXGBE_VMOLR_AUPE; > + if (cfg->rx_mode & ETH_VMDQ_ACCEPT_HASH_MC) > + vmolr |= IXGBE_VMOLR_ROMPE; > + if (cfg->rx_mode & ETH_VMDQ_ACCEPT_HASH_UC) > + vmolr |= IXGBE_VMOLR_ROPE; > + if (cfg->rx_mode & ETH_VMDQ_ACCEPT_BROADCAST) > + vmolr |= IXGBE_VMOLR_BAM; > + if (cfg->rx_mode & ETH_VMDQ_ACCEPT_MULTICAST) > + vmolr |= IXGBE_VMOLR_MPE; > + > + IXGBE_WRITE_REG(hw, IXGBE_VMOLR(i), vmolr); > + } Please factorize code with ixgbe_set_pool_rx_mode() which is really similar. -- Thomas