From mboxrd@z Thu Jan 1 00:00:00 1970 From: Thomas Monjalon Subject: Re: [PATCH] Fix KNI compiling issue on IBM Power Date: Thu, 04 Dec 2014 12:59:31 +0100 Message-ID: <1950672.AxEg8fkUWW@xps13> References: <1417688048-23076-1-git-send-email-chaozhu@linux.vnet.ibm.com> <1417688048-23076-2-git-send-email-chaozhu@linux.vnet.ibm.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7Bit Cc: dev-VfR2kkLFssw@public.gmane.org To: Chao Zhu Return-path: In-Reply-To: <1417688048-23076-2-git-send-email-chaozhu-23VcF4HTsmIX0ybBhKVfKdBPR1lH4CV8@public.gmane.org> List-Id: patches and discussions about DPDK List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces-VfR2kkLFssw@public.gmane.org Sender: "dev" > Because of different cache line size, the alignment of struct > rte_kni_mbuf in rte_kni_common.h doesn't work on IBM Power. This patch > changed from 64 to RTE_CACHE_LINE_SIZE micro to do the alignment. > > Signed-off-by: Chao Zhu Acked-by: Thomas Monjalon Applied I wonder if we could try to guess the cache line size instead of configuring it in many places. Maybe we could use something like sysconf(_SC_LEVEL1_DCACHE_LINESIZE)? Thanks -- Thomas