From mboxrd@z Thu Jan 1 00:00:00 1970 From: Ferruh Yigit Subject: Re: [PATCH] net/axgbe: fix incorrect cache alignment macro Date: Wed, 18 Apr 2018 18:44:12 +0100 Message-ID: <1b2518da-f9ad-5ece-d72d-7af1a1c364e6@intel.com> References: <20180417200458.23412-1-pbhagavatula@caviumnetworks.com> <7b899916-0949-f387-58df-d71541ac575f@intel.com> Mime-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8bit Cc: dev@dpdk.org To: Pavan Nikhilesh , ravi1.kumar@amd.com, thomas@monjalon.net Return-path: Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by dpdk.org (Postfix) with ESMTP id 462724F93 for ; Wed, 18 Apr 2018 19:44:15 +0200 (CEST) In-Reply-To: <7b899916-0949-f387-58df-d71541ac575f@intel.com> Content-Language: en-US List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" On 4/18/2018 6:17 PM, Ferruh Yigit wrote: > On 4/17/2018 9:04 PM, Pavan Nikhilesh wrote: >> Due to missing ____cacheline_aligned definition compiler treats it as a >> global variable replace it with proper cache alignment macro. >> >> Fixes: 9e890103267e ("net/axgbe: add Rx/Tx setup") >> >> Signed-off-by: Pavan Nikhilesh > > Reviewed-by: Ferruh Yigit Applied to dpdk-next-net/master, thanks.