From mboxrd@z Thu Jan  1 00:00:00 1970
From: Bruce Richardson <bruce.richardson@intel.com>
Subject: Re: [Q] l2fwd in examples directory
Date: Mon, 19 Oct 2015 10:34:31 +0100
Message-ID: <20151019093431.GA11324@bricha3-MOBL3>
References: <CAACK=XfWoMvbvM0cVmeUM1+dotRpjGueyhLMu9PHoQmPr4sQFw@mail.gmail.com>
 <CAACK=XcmnkOufRfqxM3No8aPBpFWrtaiDq4JcyVh=Dzh+YZKYg@mail.gmail.com>
 <20151016134320.GE9980@bricha3-MOBL3>
 <CAACK=XdKGwR9DEBiNinE5zuNLO6nEz2U=03m+EASv-Ke+GG9dw@mail.gmail.com>
 <CAACK=Xd4ZmO69k-PVTmKUXYxPSQybxD063qT+O4apdmEgYYp8Q@mail.gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Cc: dev@dpdk.org
To: Moon-Sang Lee <sang0627@gmail.com>
Return-path: <dev-bounces@dpdk.org>
Received: from mga11.intel.com (mga11.intel.com [192.55.52.93])
 by dpdk.org (Postfix) with ESMTP id 8E6CE8E7E
 for <dev@dpdk.org>; Mon, 19 Oct 2015 11:34:39 +0200 (CEST)
Content-Disposition: inline
In-Reply-To: <CAACK=Xd4ZmO69k-PVTmKUXYxPSQybxD063qT+O4apdmEgYYp8Q@mail.gmail.com>
List-Id: patches and discussions about DPDK <dev.dpdk.org>
List-Unsubscribe: <http://dpdk.org/ml/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <http://dpdk.org/ml/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>

On Mon, Oct 19, 2015 at 04:39:41PM +0900, Moon-Sang Lee wrote:
> My NUT has Xeon L5520 that is based on Nehalem microarchitecture.
> Does Nehalem supports PCIe interface on chipset?

For nehalem, I think having the PCI numa node reported as -1 is normal, as it's
not directly connected to the physical sockets, but connected to the chipset
instead. For later generation CPU Xeon platforms, your PCI slots are physically
going to be connected to one CPU socket or the other.

/Bruce