From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jerin Jacob Subject: Re: [PATCH v2 14/29] eal/arm64: change barrier definitions to macros Date: Wed, 4 Jan 2017 15:39:14 +0530 Message-ID: <20170104100912.GB6578@localhost.localdomain> References: <1481680558-4003-1-git-send-email-jerin.jacob@caviumnetworks.com> <1482832175-27199-1-git-send-email-jerin.jacob@caviumnetworks.com> <1482832175-27199-15-git-send-email-jerin.jacob@caviumnetworks.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Cc: , "Ananyev, Konstantin" , Thomas Monjalon , Bruce Richardson , Jan Viktorin , Santosh Shukla To: Jianbo Liu Return-path: Received: from NAM01-BY2-obe.outbound.protection.outlook.com (mail-by2nam01on0049.outbound.protection.outlook.com [104.47.34.49]) by dpdk.org (Postfix) with ESMTP id 3BFEB3777 for ; Wed, 4 Jan 2017 11:09:38 +0100 (CET) Content-Disposition: inline In-Reply-To: List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" On Tue, Jan 03, 2017 at 03:55:45PM +0800, Jianbo Liu wrote: > On 27 December 2016 at 17:49, Jerin Jacob > wrote: > > Change rte_?wb definitions to macros in order to > > use rte_*mb? IMHO, regex ? is appropriate here. https://en.wikipedia.org/wiki/Regular_expression > > > keep consistent with other barrier definitions in > > the file. > > > > Suggested-by: Jianbo Liu > > Signed-off-by: Jerin Jacob > > --- > > .../common/include/arch/arm/rte_atomic_64.h | 36 ++-------------------- > > 1 file changed, 3 insertions(+), 33 deletions(-) > > > > diff --git a/lib/librte_eal/common/include/arch/arm/rte_atomic_64.h b/lib/librte_eal/common/include/arch/arm/rte_atomic_64.h > > index ef0efc7..dc3a0f3 100644 > > --- a/lib/librte_eal/common/include/arch/arm/rte_atomic_64.h > > +++ b/lib/librte_eal/common/include/arch/arm/rte_atomic_64.h > > @@ -46,41 +46,11 @@ extern "C" { > > #define dsb(opt) { asm volatile("dsb " #opt : : : "memory"); } > > #define dmb(opt) { asm volatile("dmb " #opt : : : "memory"); } > > > > -/** > > - * General memory barrier. > > - * > > - * Guarantees that the LOAD and STORE operations generated before the > > - * barrier occur before the LOAD and STORE operations generated after. > > - * This function is architecture dependent. > > - */ > > -static inline void rte_mb(void) > > -{ > > - dsb(sy); > > -} > > +#define rte_mb() dsb(sy) > > > > -/** > > - * Write memory barrier. > > - * > > - * Guarantees that the STORE operations generated before the barrier > > - * occur before the STORE operations generated after. > > - * This function is architecture dependent. > > - */ > > -static inline void rte_wmb(void) > > -{ > > - dsb(st); > > -} > > +#define rte_wmb() dsb(st) > > > > -/** > > - * Read memory barrier. > > - * > > - * Guarantees that the LOAD operations generated before the barrier > > - * occur before the LOAD operations generated after. > > - * This function is architecture dependent. > > - */ > > How about keep the comments for all these macros? lib/librte_eal/common/include/generic/rte_atomic.h file has description for all the barriers.All other arch are doing in the same-way. > > > -static inline void rte_rmb(void) > > -{ > > - dsb(ld); > > -} > > +#define rte_rmb() dsb(ld) > > > > #define rte_smp_mb() dmb(ish) > > > > -- > > 2.5.5 > >