From mboxrd@z Thu Jan  1 00:00:00 1970
From: Olivier Matz <olivier.matz@6wind.com>
Subject: Re: [PATCH v1 01/14] ring: remove split cacheline build
 setting
Date: Wed, 1 Mar 2017 12:06:33 +0100
Message-ID: <20170301120633.6817036b@platinum>
References: <20170223172407.27664-1-bruce.richardson@intel.com>
 <20170223172407.27664-2-bruce.richardson@intel.com>
 <20170228113511.GA28584@localhost.localdomain>
 <20170228115703.GA4656@bricha3-MOBL3.ger.corp.intel.com>
 <20170228120833.GA30817@localhost.localdomain>
 <20170228135226.GA9784@bricha3-MOBL3.ger.corp.intel.com>
 <20170228175423.GA23591@localhost.localdomain>
 <20170301094702.GA15176@bricha3-MOBL3.ger.corp.intel.com>
 <20170301111753.1223a01e@platinum>
 <20170301104257.GB25032@bricha3-MOBL3.ger.corp.intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: 7bit
Cc: Jerin Jacob <jerin.jacob@caviumnetworks.com>, dev@dpdk.org
To: Bruce Richardson <bruce.richardson@intel.com>
Return-path: <dev-bounces@dpdk.org>
Received: from mail-wm0-f53.google.com (mail-wm0-f53.google.com [74.125.82.53])
 by dpdk.org (Postfix) with ESMTP id 4033B2BB1
 for <dev@dpdk.org>; Wed,  1 Mar 2017 12:06:36 +0100 (CET)
Received: by mail-wm0-f53.google.com with SMTP id u199so33331739wmd.1
 for <dev@dpdk.org>; Wed, 01 Mar 2017 03:06:36 -0800 (PST)
In-Reply-To: <20170301104257.GB25032@bricha3-MOBL3.ger.corp.intel.com>
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <http://dpdk.org/ml/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <http://dpdk.org/ml/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>

On Wed, 1 Mar 2017 10:42:58 +0000, Bruce Richardson <bruce.richardson@intel.com> wrote:
> On Wed, Mar 01, 2017 at 11:17:53AM +0100, Olivier Matz wrote:
> > On Wed, 1 Mar 2017 09:47:03 +0000, Bruce Richardson
> > <bruce.richardson@intel.com> wrote:  
> > > So given that there is not much difference here, is the MIN_SIZE i.e.
> > > forced 64B, your preference, rather than actual cacheline-size?
>
> [...]
>
> > I don't quite like this macro CACHE_LINE_MIN_SIZE. For me, it does not
> > mean anything. The reasons for aligning on a cache line size are
> > straightforward, but when should we need to align on the minimum
> > cache line size supported by dpdk? For instance, in mbuf structure,
> > aligning on 64 would make more sense to me.
> > 
> > So, I would prefer using (RTE_CACHE_LINE_SIZE * 2) here. If we don't
> > want it on some architectures, or if this optimization is only for Intel
> > (or all archs that need this optim), I think we could have something
> > like:
> > 
> > /* bla bla */
> > #ifdef INTEL
> > #define __rte_ring_aligned __rte_aligned(RTE_CACHE_LINE_SIZE * 2)
> > #else
> > #define __rte_ring_aligned __rte_aligned(RTE_CACHE_LINE_SIZE)
> > #endif
> >   
> I would agree that CACHE_LINE_MIN_SIZE probably doesn't make any sense
> here, but I'm happy to put in any suitable scheme that others are happy
> with. The options are:
> 
> * Keep as-is: 
>     adv: simplest option, disadv: wastes 128B * 2 on some platforms
> * Change to MIN_SIZE: 
>     adv: no ifdefs, disadv: doesn't make much sense logically here
> * Use ifdefs:
>     adv: each platform gets what's best for it, disadv: untidy code, may
>     be harder to maintain
> * Use hard-coded 128:
>     adv: short and simple, disadv: misses any logical reason why 128 is
>     used, i.e. magic number
> 
> I'm ok with any option above.

I'd vote for "Keep as-is" or "Use ifdefs".

Olivier