From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jerin Jacob Subject: Re: [PATCH] ring: guarantee ordering of cons/prod loading when doing enqueue/dequeue Date: Wed, 25 Oct 2017 18:56:54 +0530 Message-ID: <20171025132642.GA13977@jerin> References: <2601191342CEEE43887BDE71AB9772585FAAB171@IRSMSX103.ger.corp.intel.com> <8806e2bd-c57b-03ff-a315-0a311690f1d9@163.com> <2601191342CEEE43887BDE71AB9772585FAAB404@IRSMSX103.ger.corp.intel.com> <2601191342CEEE43887BDE71AB9772585FAAB570@IRSMSX103.ger.corp.intel.com> <3e580cd7-2854-d855-be9c-7c4ce06e3ed5@gmail.com> <20171020054319.GA4249@jerin> <20171023100617.GA17957@jerin> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Cc: "Ananyev, Konstantin" , "Zhao, Bing" , Olivier MATZ , "dev@dpdk.org" , "jia.he@hxt-semitech.com" , "jie2.liu@hxt-semitech.com" , "bing.zhao@hxt-semitech.com" , "Richardson, Bruce" To: Jia He Return-path: Received: from NAM03-CO1-obe.outbound.protection.outlook.com (mail-co1nam03on0062.outbound.protection.outlook.com [104.47.40.62]) by dpdk.org (Postfix) with ESMTP id B18091B864 for ; Wed, 25 Oct 2017 15:27:13 +0200 (CEST) Content-Disposition: inline In-Reply-To: List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" -----Original Message----- > Date: Tue, 24 Oct 2017 10:04:26 +0800 > From: Jia He > To: Jerin Jacob > Cc: "Ananyev, Konstantin" , "Zhao, Bing" > , Olivier MATZ , > "dev@dpdk.org" , "jia.he@hxt-semitech.com" > , "jie2.liu@hxt-semitech.com" > , "bing.zhao@hxt-semitech.com" > , "Richardson, Bruce" > > Subject: Re: [dpdk-dev] [PATCH] ring: guarantee ordering of cons/prod > loading when doing enqueue/dequeue > User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:52.0) Gecko/20100101 > Thunderbird/52.4.0 > > Hi Jerin Hi Jia, > > example: > > ./build/app/test -c 0xff -n 4 > > > > ring_perf_autotest > Seem in our arm64 server, the ring_perf_autotest will be finished in a few > seconds: Yes. It just need a few seconds. > Anything wrong about configuration or environment setup? By default, arm64+dpdk will be using el0 counter to measure the cycles. I think, in your SoC, it will be running at 50MHz or 100MHz.So, You can follow the below scheme to get accurate cycle measurement scheme: See: http://dpdk.org/doc/guides/prog_guide/profile_app.html check: 44.2.2. High-resolution cycle counter > > root@ubuntu:/home/hj/dpdk/build/build/test/test# ./test -c 0xff -n 4 > EAL: Detected 44 lcore(s) > EAL: Probing VFIO support... > APP: HPET is not enabled, using TSC as default timer > RTE>>per_lcore_autotest > RTE>>ring_perf_autotest > ### Testing single element and burst enq/deq ### > SP/SC single enq/dequeue: 0 > MP/MC single enq/dequeue: 2 > SP/SC burst enq/dequeue (size: 8): 0 If you follow the above link, The value '0' will be replaced with more meaning full data. > MP/MC burst enq/dequeue (size: 8): 0 > SP/SC burst enq/dequeue (size: 32): 0 > MP/MC burst enq/dequeue (size: 32): 0 > > ### Testing empty dequeue ### > SC empty dequeue: 0.02 > MC empty dequeue: 0.04 > > ### Testing using a single lcore ### > SP/SC bulk enq/dequeue (size: 8): 0.12 > MP/MC bulk enq/dequeue (size: 8): 0.31 > SP/SC bulk enq/dequeue (size: 32): 0.05 > MP/MC bulk enq/dequeue (size: 32): 0.09 > > ### Testing using two hyperthreads ### > SP/SC bulk enq/dequeue (size: 8): 0.12 > MP/MC bulk enq/dequeue (size: 8): 0.39 > SP/SC bulk enq/dequeue (size: 32): 0.04 > MP/MC bulk enq/dequeue (size: 32): 0.12 > > ### Testing using two physical cores ### > SP/SC bulk enq/dequeue (size: 8): 0.37 > MP/MC bulk enq/dequeue (size: 8): 0.92 > SP/SC bulk enq/dequeue (size: 32): 0.12 > MP/MC bulk enq/dequeue (size: 32): 0.26 > Test OK > RTE>> > > Cheers, > Jia > > By default, arm64+dpdk will be using el0 counter to measure the cycles. I > > think, in your SoC, it will be running at 50MHz or 100MHz.So, You can > > follow the below scheme to get accurate cycle measurement scheme: > > > > See: http://dpdk.org/doc/guides/prog_guide/profile_app.html > > check: 44.2.2. High-resolution cycle counter >