From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by smtp.lore.kernel.org (Postfix) with ESMTP id 328BEE8384C for ; Tue, 17 Feb 2026 05:40:10 +0000 (UTC) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 6023140430; Tue, 17 Feb 2026 06:40:08 +0100 (CET) Received: from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com [67.231.156.173]) by mails.dpdk.org (Postfix) with ESMTP id AC015402EF for ; Tue, 17 Feb 2026 06:40:07 +0100 (CET) Received: from pps.filterd (m0045851.ppops.net [127.0.0.1]) by mx0b-0016f401.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61GKe0Bj2730552 for ; Mon, 16 Feb 2026 21:40:07 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=pfpt0220; bh=z hHshMwrmsZkDcXrmTpQGRaeFV/cVGvkhUKYYNCW3yk=; b=gsRFBAG8gwE2CxA3J QfBw0QN/L0XwJ8nViqajE7ka2hngf8j4bFYdk7K8P8dNhiypwB10pzLeQ9p4FoPf HKcuNqmuDUBA6F5pLp+b3gF/OQPVRT4ZhkhNjv+pW7xTPMmJR9ByXzRoTmb8Vkbs zCnbtLH+9+TmLW59SdSamKgtEeCqpV1tv1ZzNc/okLVliI9j3TrnXmFu6uAZOKA+ ppj9RLQFYn4U8JaXjobjL04d0D+2fMB6z4XLpcFy36fSYGaRlfpz+vxktkK7l4L4 ximRcC1ADvSXYXtDv086XPP0IFpzg+GWdCfRMihJR1rVfwGfjgnEcyDMBqKYAxNl HPkyg== Received: from dc5-exch05.marvell.com ([199.233.59.128]) by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 4casenm7u8-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Mon, 16 Feb 2026 21:40:06 -0800 (PST) Received: from DC5-EXCH05.marvell.com (10.69.176.209) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.25; Mon, 16 Feb 2026 21:40:22 -0800 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH05.marvell.com (10.69.176.209) with Microsoft SMTP Server id 15.2.1544.25 via Frontend Transport; Mon, 16 Feb 2026 21:40:22 -0800 Received: from cavium-RAHUL-BM.. (unknown [10.28.36.48]) by maili.marvell.com (Postfix) with ESMTP id BDD975B6973; Mon, 16 Feb 2026 21:40:02 -0800 (PST) From: Rahul Bhansali To: , Nithin Dabilpuram , Kiran Kumar K , Sunil Kumar Kori , Satha Rao , Harman Kalra CC: , Rahul Bhansali Subject: [PATCH v2 02/18] common/cnxk: remove dependency on cryptodev for RXC Date: Tue, 17 Feb 2026 11:09:27 +0530 Message-ID: <20260217053943.2748100-2-rbhansali@marvell.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260217053943.2748100-1-rbhansali@marvell.com> References: <20260217053943.2748100-1-rbhansali@marvell.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Proofpoint-GUID: MN22gupwDDdHnHM8scMov4anBcQL5xUw X-Proofpoint-ORIG-GUID: MN22gupwDDdHnHM8scMov4anBcQL5xUw X-Authority-Analysis: v=2.4 cv=SumdKfO0 c=1 sm=1 tr=0 ts=6993ff36 cx=c_pps a=rEv8fa4AjpPjGxpoe8rlIQ==:117 a=rEv8fa4AjpPjGxpoe8rlIQ==:17 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=M5GUcnROAAAA:8 a=9npsj7kXmYjgGsbYTpYA:9 a=OBjm3rFKGHvpk9ecZwUJ:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjE3MDA0NSBTYWx0ZWRfX6IKbERlT0+UA o+klxcyuzRwV7VFjxsFmkU+8Cr73GKErDIzCbgnSRUhOOmq6xoD1O8q2spFKfInVzoAbBExYmE8 tCgvxVNcYrE6aMmSbr6mDkxKC5hmXidaMrpbwIWiQW1OrNCG9pW4gcCDnLNVTAbt4197NQ4rZIq JF433zAimRxWoBdqs9/Qj6MgYtnnP6zy2oK/vPbpw3chZmOb+Uaks2J77/PNbFsJ7T3EzLPZxZN QJP7reQrYb1s69SN11Q5LpZF72q+9ck5ghtyHlCX8sldwCr5XS+Q+2uRtXGbOsOJ96yCjJUCbck 0HEyOYRDkYB2YxsbUmU2/SlR/bI+7Y3JXLRVuFvliqc5uuHU5xPPdmQOWleok54lXhUqZhEHaHa E4m+hXXa0i+eQDnGZtgTOQyKwSKLP1uZXntnpwVkze5Tpc6JHFV3GU0QjI12XsdlcwuOcX1WTcN qJCdb7JKZ7Aqzt5DEKQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-16_08,2026-02-16_04,2025-10-01_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Removes dependency on probe of cryptodev for reassembly configuration and included RXC queue config for cn20k platform. Signed-off-by: Rahul Bhansali --- Changes in v2: No change. drivers/common/cnxk/roc_nix_inl.c | 15 ++++++++------- drivers/common/cnxk/roc_nix_inl.h | 2 ++ 2 files changed, 10 insertions(+), 7 deletions(-) diff --git a/drivers/common/cnxk/roc_nix_inl.c b/drivers/common/cnxk/roc_nix_inl.c index 683a9cc7ce..86bafd5c33 100644 --- a/drivers/common/cnxk/roc_nix_inl.c +++ b/drivers/common/cnxk/roc_nix_inl.c @@ -968,12 +968,6 @@ roc_nix_reassembly_configure(struct roc_cpt_rxc_time_cfg *req_cfg, uint32_t max_ if (!idev) return -EFAULT; - roc_cpt = idev->cpt; - if (!roc_cpt) { - plt_err("Cannot support inline inbound, cryptodev not probed"); - return -ENOTSUP; - } - cfg.step = req_cfg->step ? req_cfg->step : (max_wait_time * 1000 / ROC_NIX_INL_REAS_ACTIVE_LIMIT); cfg.zombie_limit = @@ -985,8 +979,14 @@ roc_nix_reassembly_configure(struct roc_cpt_rxc_time_cfg *req_cfg, uint32_t max_ cfg.active_thres = req_cfg->active_thres ? req_cfg->active_thres : ROC_NIX_INL_REAS_ACTIVE_THRESHOLD; - if (roc_model_is_cn10k()) + if (roc_model_is_cn10k()) { + roc_cpt = idev->cpt; + if (!roc_cpt) { + plt_err("Cryptodev not probed"); + return -ENOTSUP; + } return roc_cpt_rxc_time_cfg(roc_cpt, &cfg); + } inl_dev = idev->nix_inl_dev; if (!inl_dev) { @@ -1009,6 +1009,7 @@ roc_nix_reassembly_configure(struct roc_cpt_rxc_time_cfg *req_cfg, uint32_t max_ req->zombie_thres = cfg.zombie_thres; req->active_limit = cfg.active_limit; req->active_thres = cfg.active_thres; + req->cpt_af_rxc_que_cfg = ROC_NIX_INL_RXC_QUE_BLK_THR << 32; rc = mbox_process(mbox); exit: diff --git a/drivers/common/cnxk/roc_nix_inl.h b/drivers/common/cnxk/roc_nix_inl.h index 7970ac2258..68f395438c 100644 --- a/drivers/common/cnxk/roc_nix_inl.h +++ b/drivers/common/cnxk/roc_nix_inl.h @@ -41,6 +41,8 @@ #define ROC_NIX_INL_REAS_ZOMBIE_LIMIT 0xFFF #define ROC_NIX_INL_REAS_ZOMBIE_THRESHOLD 10 +#define ROC_NIX_INL_RXC_QUE_BLK_THR 0x40UL + enum nix_inl_event_type { NIX_INL_CPT_CQ = 1, NIX_INL_SSO, -- 2.34.1