From mboxrd@z Thu Jan  1 00:00:00 1970
From: Ferruh Yigit <ferruh.yigit@intel.com>
Subject: Re: [PATCH v3 01/20] thunderx/nicvf/base: add hardware
 API for ThunderX nicvf inbuilt NIC
Date: Wed, 8 Jun 2016 13:18:38 +0100
Message-ID: <57580D1E.9050800@intel.com>
References: <1464540424-12631-1-git-send-email-jerin.jacob@caviumnetworks.com>
 <1465317632-11471-1-git-send-email-jerin.jacob@caviumnetworks.com>
 <1465317632-11471-2-git-send-email-jerin.jacob@caviumnetworks.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=windows-1252
Content-Transfer-Encoding: quoted-printable
Cc: thomas.monjalon@6wind.com, bruce.richardson@intel.com,
 Maciej Czekaj <maciej.czekaj@caviumnetworks.com>,
 Kamil Rytarowski <Kamil.Rytarowski@caviumnetworks.com>,
 Zyta Szpak <zyta.szpak@semihalf.com>,
 Slawomir Rosek <slawomir.rosek@semihalf.com>,
 Radoslaw Biernacki <rad@semihalf.com>
To: Jerin Jacob <jerin.jacob@caviumnetworks.com>, dev@dpdk.org
Return-path: <dev-bounces@dpdk.org>
Received: from mga14.intel.com (mga14.intel.com [192.55.52.115])
 by dpdk.org (Postfix) with ESMTP id AEC8FADA4
 for <dev@dpdk.org>; Wed,  8 Jun 2016 14:19:06 +0200 (CEST)
In-Reply-To: <1465317632-11471-2-git-send-email-jerin.jacob@caviumnetworks.com>
List-Id: patches and discussions about DPDK <dev.dpdk.org>
List-Unsubscribe: <http://dpdk.org/ml/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <http://dpdk.org/ml/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>

On 6/7/2016 5:40 PM, Jerin Jacob wrote:
> Adds hardware specific API for ThunderX nicvf inbuilt NIC device under
> drivers/net/thunderx/nicvf/base directory.
>=20
> Signed-off-by: Jerin Jacob <jerin.jacob@caviumnetworks.com>
> Signed-off-by: Maciej Czekaj <maciej.czekaj@caviumnetworks.com>
> Signed-off-by: Kamil Rytarowski <Kamil.Rytarowski@caviumnetworks.com>
> Signed-off-by: Zyta Szpak <zyta.szpak@semihalf.com>
> Signed-off-by: Slawomir Rosek <slawomir.rosek@semihalf.com>
> Signed-off-by: Radoslaw Biernacki <rad@semihalf.com>
> ---

...

> +
> +struct pf_rq_cfg { union { struct {
> +#if __BYTE_ORDER__ =3D=3D __ORDER_BIG_ENDIAN__
> +	uint64_t reserverd1:1;
doesn't really matter but, as a detail, s/reserved/reserverd ? A few
more occurrence below.

> +	uint64_t reserverd0:34;
> +	uint64_t strip_pre_l2:1;
> +	uint64_t caching:2;
> +	uint64_t cq_qs:7;
> +	uint64_t cq_idx:3;
> +	uint64_t rbdr_cont_qs:7;
> +	uint64_t rbdr_cont_idx:1;
> +	uint64_t rbdr_strt_qs:7;
> +	uint64_t rbdr_strt_idx:1;
> +#else
> +	uint64_t rbdr_strt_idx:1;
> +	uint64_t rbdr_strt_qs:7;
> +	uint64_t rbdr_cont_idx:1;
> +	uint64_t rbdr_cont_qs:7;
> +	uint64_t cq_idx:3;
> +	uint64_t cq_qs:7;
> +	uint64_t caching:2;
> +	uint64_t strip_pre_l2:1;
> +	uint64_t reserverd0:34;
> +	uint64_t reserverd1:1;
> +#endif
> +	};
> +	uint64_t value;
> +}; };
> +

...