From mboxrd@z Thu Jan  1 00:00:00 1970
From: Pavel Odintsov <pavel.odintsov@gmail.com>
Subject: Re: Could not achieve wire speed for 40GE with any DPDK
 version on XL710 NIC's
Date: Wed, 1 Jul 2015 16:05:11 +0300
Message-ID: <CALgsdbei6G3yfZa-zdXBe_iH0s1PPSjceZwfO_aOnkZzLMi9UQ@mail.gmail.com>
References: <CALgsdbemVaahegO0uhE1dG52PYOxSvCtT-iD9RD2y7PkKus7Cg@mail.gmail.com>
 <CAKBXKmC3vcMg-QhDaRKh4iu+SPuc8kzwcyruW+-H1mEdvJwz=g@mail.gmail.com>
 <CALgsdbe2-K8buJXz_oQVMaojWaj3G1Z=DHWybn9vRkK7-ZuHJg@mail.gmail.com>
 <CAKBXKmCCPQ0Mw9hZxDn2aRsCySvZW1GwUOXYr0x0tzbWyhrH1w@mail.gmail.com>
 <CAD5-U7TuQJsEqcrXQFaXr0=hO8gHKx_V_J+dwJw9zZ0bg4L5uw@mail.gmail.com>
 <CALgsdbd__EBf+hnWxTNeNO-c8Dikyt1SM4eQQMsndSu2m-G+9w@mail.gmail.com>
 <CANDrEHkz+F9HTVNwQrJ7f=93qUb2AJgUKmFKJ2BWctEp-0H4fA@mail.gmail.com>
 <CALgsdbc93MvV+yiHjSKM-cxQ=P+4LvsKqsBfA8Z=0d648t0+Fw@mail.gmail.com>
 <20150701125918.GA6960@bricha3-MOBL3>
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Cc: "dev@dpdk.org" <dev@dpdk.org>
To: Bruce Richardson <bruce.richardson@intel.com>
Return-path: <dev-bounces@dpdk.org>
Received: from mail-wg0-f50.google.com (mail-wg0-f50.google.com [74.125.82.50])
 by dpdk.org (Postfix) with ESMTP id 98A65683D
 for <dev@dpdk.org>; Wed,  1 Jul 2015 15:05:11 +0200 (CEST)
Received: by wguu7 with SMTP id u7so36280466wgu.3
 for <dev@dpdk.org>; Wed, 01 Jul 2015 06:05:11 -0700 (PDT)
In-Reply-To: <20150701125918.GA6960@bricha3-MOBL3>
List-Id: patches and discussions about DPDK <dev.dpdk.org>
List-Unsubscribe: <http://dpdk.org/ml/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://dpdk.org/ml/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <http://dpdk.org/ml/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org
Sender: "dev" <dev-bounces@dpdk.org>

Yes, Bruce, we understand this. But we are working with huge SYN
attacks processing and they are 64byte only :(

On Wed, Jul 1, 2015 at 3:59 PM, Bruce Richardson
<bruce.richardson@intel.com> wrote:
> On Wed, Jul 01, 2015 at 03:44:57PM +0300, Pavel Odintsov wrote:
>> Thanks for answer, Vladimir! So we need look for x16 NIC if we want
>> achieve 40GE line rate...
>>
> Note that this would only apply for your minimal i.e. 64-byte, packet sizes.
> Once you go up to larger e.g. 128B packets, your PCI bandwidth requirements
> are lower and you can easier achieve line rate.
>
> /Bruce
>
>> On Wed, Jul 1, 2015 at 3:06 PM, Vladimir Medvedkin <medvedkinv@gmail.com> wrote:
>> > Hi Pavel,
>> >
>> > Looks like you ran into pcie bottleneck. So let's calculate xl710 rx only
>> > case.
>> > Assume we have 32byte descriptors (if we want more offload).
>> > DMA makes one pcie transaction with packet payload, one descriptor writeback
>> > and one memory request for free descriptors for every 4 packets. For
>> > Transaction Layer Packet (TLP) there is 30 bytes overhead (4 PHY + 6 DLL +
>> > 16 header + 4 ECRC). So for 1 rx packet dma sends 30 + 64(packet itself) +
>> > 30 + 32 (writeback descriptor) + (16 / 4) (read request for new
>> > descriptors). Note that we do not take into account PCIe ACK/NACK/FC Update
>> > DLLP. So we have 160 bytes per packet. One lane PCIe 3.0 transmits 1 byte in
>> > 1 ns, so x8 transmits 8 bytes  in 1 ns. 1 packet transmits in 20 ns.  Thus
>> > in theory pcie 3.0 x8 may transfer not more than 50mpps.
>> > Correct me if I'm wrong.
>> >
>> > Regards,
>> > Vladimir
>> >
>> >



-- 
Sincerely yours, Pavel Odintsov