DPDK-dev Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Thomas Monjalon <thomas@monjalon.net>
To: Zijian <zijian.oerv@isrc.iscas.ac.cn>
Cc: dev@dpdk.org, "Sun Yuechi" <sunyuechi@iscas.ac.cn>,
	"Nithin Dabilpuram" <ndabilpuram@marvell.com>,
	"Pavan Nikhilesh" <pbhagavatula@marvell.com>,
	"Stanisław Kardach" <stanislaw.kardach@gmail.com>
Subject: Re: [PATCH v5 2/2] node: lookup with RISC-V vector extension
Date: Mon, 01 Jun 2026 23:01:54 +0200	[thread overview]
Message-ID: <FvISu5CfRJyuDjcpuWBNug@monjalon.net> (raw)
In-Reply-To: <20260505062142.575105-3-sunyuechi@iscas.ac.cn>

Hello,

05/05/2026 08:21, Sun Yuechi:
> Implement ip4_lookup_node_process_vec function for RISC-V architecture
> using RISC-V Vector Extension instruction set.
> 
> Signed-off-by: Sun Yuechi <sunyuechi@iscas.ac.cn>
> Signed-off-by: Zijian <zijian.oerv@isrc.iscas.ac.cn>

Signed-off confirms we can apply the DCO rule:
https://en.wikipedia.org/wiki/Developer_Certificate_of_Origin

For this, we require the (quite) full name of the contributor.
Here I feel Zijian is not the complete name.
Please could you help by telling how we should identify you
with english alphabet?
Thank you



  reply	other threads:[~2026-06-01 21:02 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-02-06  8:16 [PATCH v3] node: lookup with RISC-V vector extension Sun Yuechi
2026-02-06  8:18 ` sunyuechi
2026-03-28 13:53 ` sunyuechi
2026-05-04 16:21   ` Stephen Hemminger
2026-05-05  6:20     ` Sun Yuechi
2026-03-30 20:54 ` Stephen Hemminger
2026-03-31  3:06   ` Sun Yuechi
2026-03-31  3:10 ` [PATCH v4 0/2] RISC-V vector extension support Sun Yuechi
2026-03-31  3:10   ` [PATCH v4 1/2] eal/riscv: set default SIMD bitwidth to 128 Sun Yuechi
2026-03-31  3:10   ` [PATCH v4 2/2] node: lookup with RISC-V vector extension Sun Yuechi
2026-05-04  7:05   ` [PATCH v4 0/2] RISC-V vector extension support sunyuechi
2026-05-05  6:21   ` [PATCH v5 " Sun Yuechi
2026-06-02 16:19     ` Thomas Monjalon
2026-05-05  6:21   ` [PATCH v5 1/2] eal/riscv: set default SIMD bitwidth to 128 Sun Yuechi
2026-05-05  6:21   ` [PATCH v5 2/2] node: lookup with RISC-V vector extension Sun Yuechi
2026-06-01 21:01     ` Thomas Monjalon [this message]
2026-06-02  5:21       ` sunyuechi

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=FvISu5CfRJyuDjcpuWBNug@monjalon.net \
    --to=thomas@monjalon.net \
    --cc=dev@dpdk.org \
    --cc=ndabilpuram@marvell.com \
    --cc=pbhagavatula@marvell.com \
    --cc=stanislaw.kardach@gmail.com \
    --cc=sunyuechi@iscas.ac.cn \
    --cc=zijian.oerv@isrc.iscas.ac.cn \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox