From mboxrd@z Thu Jan  1 00:00:00 1970
From: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Subject: [PATCH 1/3] drm/i915/dp: Fail DP MST config when there
	are not enough vcpi slots
Date: Thu, 17 Nov 2016 18:03:46 -0800
Message-ID: <1479434628-2373-2-git-send-email-dhinakaran.pandiyan@intel.com>
References: <1479434628-2373-1-git-send-email-dhinakaran.pandiyan@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <1479434628-2373-1-git-send-email-dhinakaran.pandiyan@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
Cc: daniel.vetter@ffwll.ch, dri-devel@lists.freedesktop.org, Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
List-Id: dri-devel@lists.freedesktop.org

ZHJtX2RwX2ZpbmRfdmNwaV9zbG90cygpIHJldHVybnMgYW4gZXJyb3Igd2hlbiB0aGVyZSBpcyBu
b3QgZW5vdWdoCmF2YWlsYWJsZSBiYW5kd2lkdGggb24gYSBsaW5rIHRvIHN1cHBvcnQgYSBtb2Rl
LiBUaGlzIGVycm9yIHNob3VsZCBtYWtlCmNvbXB1dGVfY29uZmlnKCkgdG8gZmFpbC4gTm90IHJl
dHVybmluZyBmYWxzZSBjb3VsZCBlbmQgdXAgaW4gYSBtb2Rlc2V0CndoaWNoIHdpbGwgbm90IHdv
cmsuCgpTaWduZWQtb2ZmLWJ5OiBEaGluYWthcmFuIFBhbmRpeWFuIDxkaGluYWthcmFuLnBhbmRp
eWFuQGludGVsLmNvbT4KLS0tCiBkcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcF9tc3QuYyB8
IDQgKysrKwogMSBmaWxlIGNoYW5nZWQsIDQgaW5zZXJ0aW9ucygrKQoKZGlmZiAtLWdpdCBhL2Ry
aXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2RwX21zdC5jIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUv
aW50ZWxfZHBfbXN0LmMKaW5kZXggZTIxY2YwOC4uNDI4MGE4MyAxMDA2NDQKLS0tIGEvZHJpdmVy
cy9ncHUvZHJtL2k5MTUvaW50ZWxfZHBfbXN0LmMKKysrIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUv
aW50ZWxfZHBfbXN0LmMKQEAgLTYzLDYgKzYzLDEwIEBAIHN0YXRpYyBib29sIGludGVsX2RwX21z
dF9jb21wdXRlX2NvbmZpZyhzdHJ1Y3QgaW50ZWxfZW5jb2RlciAqZW5jb2RlciwKIAogCXBpcGVf
Y29uZmlnLT5wYm4gPSBtc3RfcGJuOwogCXNsb3RzID0gZHJtX2RwX2ZpbmRfdmNwaV9zbG90cygm
aW50ZWxfZHAtPm1zdF9tZ3IsIG1zdF9wYm4pOworCWlmIChzbG90cyA8IDApIHsKKwkJRFJNX0VS
Uk9SKCJub3QgZW5vdWdoIGF2YWlsYWJsZSB0aW1lIHNsb3RzIGZvciBwYm49JWQiLCBtc3RfcGJu
KTsKKwkJcmV0dXJuIGZhbHNlOworCX0KIAogCWludGVsX2xpbmtfY29tcHV0ZV9tX24oYnBwLCBs
YW5lX2NvdW50LAogCQkJICAgICAgIGFkanVzdGVkX21vZGUtPmNydGNfY2xvY2ssCi0tIAoyLjcu
NAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KSW50ZWwt
Z2Z4IG1haWxpbmcgbGlzdApJbnRlbC1nZnhAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8v
bGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vaW50ZWwtZ2Z4Cg==