From mboxrd@z Thu Jan  1 00:00:00 1970
From: Shashank Sharma <shashank.sharma@intel.com>
Subject: [PATCH 6/6] drm/i915: allow HDMI 2.0 clock rates
Date: Wed,  1 Feb 2017 18:14:41 +0530
Message-ID: <1485953081-7630-7-git-send-email-shashank.sharma@intel.com>
References: <1485953081-7630-1-git-send-email-shashank.sharma@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <1485953081-7630-1-git-send-email-shashank.sharma@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: dri-devel@lists.freedesktop.org, intel-gfx@lists.freedesktop.org, ville.syrjala@linux.intel.com
Cc: jose.abreu@synopsys.com, =daniel.vetter@intel.com, thierry.reding@gmail.com
List-Id: dri-devel@lists.freedesktop.org

R2VtaW5pbGFrZSBoYXMgYSBuYXRpdmUgSERNSSAyLjAgY29udHJvbGxlciwgd2hpY2ggaXMgY2Fw
YWJsZSBvZgpkcml2aW5nIGNsb2NrcyB1cHRvIDU5NE1oei4gVGhpcyBwYXRjaCB1cGRhdGVzIHRo
ZSBtYXggdG1kcyBjbG9jawpsaW1pdCBmb3IgdGhlIHNhbWUuCgpTaWduZWQtb2ZmLWJ5OiBTaGFz
aGFuayBTaGFybWEgPHNoYXNoYW5rLnNoYXJtYUBpbnRlbC5jb20+Ci0tLQogZHJpdmVycy9ncHUv
ZHJtL2k5MTUvaW50ZWxfaGRtaS5jIHwgMiArKwogMSBmaWxlIGNoYW5nZWQsIDIgaW5zZXJ0aW9u
cygrKQoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2hkbWkuYyBiL2Ry
aXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2hkbWkuYwppbmRleCA5MmRkOWJjLi4yZjllODQwIDEw
MDY0NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9oZG1pLmMKKysrIGIvZHJpdmVy
cy9ncHUvZHJtL2k5MTUvaW50ZWxfaGRtaS5jCkBAIC0xMjA5LDYgKzEyMDksOCBAQCBzdGF0aWMg
aW50IGludGVsX2hkbWlfc291cmNlX21heF90bWRzX2Nsb2NrKHN0cnVjdCBkcm1faTkxNV9wcml2
YXRlICpkZXZfcHJpdikKIHsKIAlpZiAoSVNfRzRYKGRldl9wcml2KSkKIAkJcmV0dXJuIDE2NTAw
MDsKKwllbHNlIGlmIChJU19HRU1JTklMQUtFKGRldl9wcml2KSkKKwkJcmV0dXJuIDU5NDAwMDsK
IAllbHNlIGlmIChJU19IQVNXRUxMKGRldl9wcml2KSB8fCBJTlRFTF9JTkZPKGRldl9wcml2KS0+
Z2VuID49IDgpCiAJCXJldHVybiAzMDAwMDA7CiAJZWxzZQotLSAKMS45LjEKCl9fX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCkludGVsLWdmeCBtYWlsaW5nIGxp
c3QKSW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwczovL2xpc3RzLmZyZWVkZXNr
dG9wLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2ludGVsLWdmeAo=