From mboxrd@z Thu Jan  1 00:00:00 1970
From: Shashank Sharma <shashank.sharma@intel.com>
Subject: [PATCH v8 6/6] drm/i915: allow HDMI 2.0 clock rates
Date: Wed,  8 Mar 2017 19:07:49 +0530
Message-ID: <1488980269-13046-7-git-send-email-shashank.sharma@intel.com>
References: <1488980269-13046-1-git-send-email-shashank.sharma@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <1488980269-13046-1-git-send-email-shashank.sharma@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: dri-devel@lists.freedesktop.org, intel-gfx@lists.freedesktop.org, ander.conselvan.de.oliveira@intel.com, ville.syrjala@linux.intel.com
Cc: jose.abreu@synopsys.com, daniel.vetter@intel.com, treding@nvidia.com
List-Id: dri-devel@lists.freedesktop.org

R2VtaW5pbGFrZSBoYXMgYSBuYXRpdmUgSERNSSAyLjAgY29udHJvbGxlciwgd2hpY2ggaXMgY2Fw
YWJsZSBvZgpkcml2aW5nIGNsb2NrcyB1cHRvIDU5NE1oei4gVGhpcyBwYXRjaCB1cGRhdGVzIHRo
ZSBtYXggdG1kcyBjbG9jawpsaW1pdCBmb3IgdGhlIHNhbWUuCgpWMjogcmViYXNlClYzOiByZWJh
c2UKVjQ6IGFkZGVkIHItYiBmcm9tIEFuZGVyClY1OiByZWJhc2UKVjY6IHJlYmFzZQpWNzogcmVi
YXNlClY4OiByZWJhc2UKCkNjOiBBbmRlciBDb25zZWx2YW4gRGUgT2xpdmVpcmEgPGFuZGVyLmNv
bnNlbHZhbi5kZS5vbGl2ZWlyYUBpbnRlbC5jb20+ClNpZ25lZC1vZmYtYnk6IFNoYXNoYW5rIFNo
YXJtYSA8c2hhc2hhbmsuc2hhcm1hQGludGVsLmNvbT4KUmV2aWV3ZWQtYnk6IEFuZGVyIENvbnNl
bHZhbiBEZSBPbGl2ZWlyYSA8YW5kZXIuY29uc2VsdmFuLmRlLm9saXZlaXJhQGludGVsLmNvbT4K
LS0tCiBkcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9oZG1pLmMgfCAyICsrCiAxIGZpbGUgY2hh
bmdlZCwgMiBpbnNlcnRpb25zKCspCgpkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUv
aW50ZWxfaGRtaS5jIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfaGRtaS5jCmluZGV4IDQ1
ODVhYTguLmVhZGYwNmUgMTAwNjQ0Ci0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2hk
bWkuYworKysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9oZG1pLmMKQEAgLTEyMDksNiAr
MTIwOSw4IEBAIHN0YXRpYyBpbnQgaW50ZWxfaGRtaV9zb3VyY2VfbWF4X3RtZHNfY2xvY2soc3Ry
dWN0IGRybV9pOTE1X3ByaXZhdGUgKmRldl9wcml2KQogewogCWlmIChJU19HNFgoZGV2X3ByaXYp
KQogCQlyZXR1cm4gMTY1MDAwOworCWVsc2UgaWYgKElTX0dFTUlOSUxBS0UoZGV2X3ByaXYpKQor
CQlyZXR1cm4gNTk0MDAwOwogCWVsc2UgaWYgKElTX0hBU1dFTEwoZGV2X3ByaXYpIHx8IElOVEVM
X0lORk8oZGV2X3ByaXYpLT5nZW4gPj0gOCkKIAkJcmV0dXJuIDMwMDAwMDsKIAllbHNlCi0tIAox
LjkuMQoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KSW50
ZWwtZ2Z4IG1haWxpbmcgbGlzdApJbnRlbC1nZnhAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBz
Oi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vaW50ZWwtZ2Z4Cg==