From mboxrd@z Thu Jan  1 00:00:00 1970
From: Shashank Sharma <shashank.sharma@intel.com>
Subject: [PATCH v10 6/6] drm/i915: allow HDMI 2.0 clock rates
Date: Mon, 13 Mar 2017 16:54:04 +0530
Message-ID: <1489404244-16608-7-git-send-email-shashank.sharma@intel.com>
References: <1489404244-16608-1-git-send-email-shashank.sharma@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <1489404244-16608-1-git-send-email-shashank.sharma@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: ville.syrjala@linux.intel.com, ander.conselvan.de.oliveira@intel.com
Cc: daniel.vetter@intel.com, intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org
List-Id: dri-devel@lists.freedesktop.org

R2VtaW5pbGFrZSBoYXMgYSBuYXRpdmUgSERNSSAyLjAgY29udHJvbGxlciwgd2hpY2ggaXMgY2Fw
YWJsZSBvZgpkcml2aW5nIGNsb2NrcyB1cHRvIDU5NE1oei4gVGhpcyBwYXRjaCB1cGRhdGVzIHRo
ZSBtYXggdG1kcyBjbG9jawpsaW1pdCBmb3IgdGhlIHNhbWUuCgpWMjogcmViYXNlClYzOiByZWJh
c2UKVjQ6IGFkZGVkIHItYiBmcm9tIEFuZGVyClY1OiByZWJhc2UKVjY6IHJlYmFzZQpWNzogcmVi
YXNlClY4OiByZWJhc2UKVjk6IHJlYmFzZQpWMTA6IHJlYmFzZQoKQ2M6IEFuZGVyIENvbnNlbHZh
biBEZSBPbGl2ZWlyYSA8YW5kZXIuY29uc2VsdmFuLmRlLm9saXZlaXJhQGludGVsLmNvbT4KU2ln
bmVkLW9mZi1ieTogU2hhc2hhbmsgU2hhcm1hIDxzaGFzaGFuay5zaGFybWFAaW50ZWwuY29tPgpS
ZXZpZXdlZC1ieTogQW5kZXIgQ29uc2VsdmFuIERlIE9saXZlaXJhIDxhbmRlci5jb25zZWx2YW4u
ZGUub2xpdmVpcmFAaW50ZWwuY29tPgotLS0KIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2hk
bWkuYyB8IDIgKysKIDEgZmlsZSBjaGFuZ2VkLCAyIGluc2VydGlvbnMoKykKCmRpZmYgLS1naXQg
YS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9oZG1pLmMgYi9kcml2ZXJzL2dwdS9kcm0vaTkx
NS9pbnRlbF9oZG1pLmMKaW5kZXggMjNiMzM4Ny4uZjE0YWEzOSAxMDA2NDQKLS0tIGEvZHJpdmVy
cy9ncHUvZHJtL2k5MTUvaW50ZWxfaGRtaS5jCisrKyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2lu
dGVsX2hkbWkuYwpAQCAtMTIwOSw2ICsxMjA5LDggQEAgc3RhdGljIGludCBpbnRlbF9oZG1pX3Nv
dXJjZV9tYXhfdG1kc19jbG9jayhzdHJ1Y3QgZHJtX2k5MTVfcHJpdmF0ZSAqZGV2X3ByaXYpCiB7
CiAJaWYgKElTX0c0WChkZXZfcHJpdikpCiAJCXJldHVybiAxNjUwMDA7CisJZWxzZSBpZiAoSVNf
R0VNSU5JTEFLRShkZXZfcHJpdikpCisJCXJldHVybiA1OTQwMDA7CiAJZWxzZSBpZiAoSVNfSEFT
V0VMTChkZXZfcHJpdikgfHwgSU5URUxfSU5GTyhkZXZfcHJpdiktPmdlbiA+PSA4KQogCQlyZXR1
cm4gMzAwMDAwOwogCWVsc2UKLS0gCjEuOS4xCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX19fX19fX19fXwpJbnRlbC1nZnggbWFpbGluZyBsaXN0CkludGVsLWdmeEBsaXN0
cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9s
aXN0aW5mby9pbnRlbC1nZngK