From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B3E7ECA0EEB for ; Fri, 22 Aug 2025 07:21:10 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 22D3210EA79; Fri, 22 Aug 2025 07:21:10 +0000 (UTC) Authentication-Results: gabe.freedesktop.org; dkim=pass (2048-bit key; unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.b="KvgaS3E/"; dkim-atps=neutral Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by gabe.freedesktop.org (Postfix) with ESMTPS id 9945010EA79 for ; Fri, 22 Aug 2025 07:21:08 +0000 (UTC) Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57M6uSmb020959 for ; Fri, 22 Aug 2025 07:21:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ImGhpDuxFOdCpj6FL5zsXgN4VeAkZyyrarFsrBei76o=; b=KvgaS3E/Lt9MS3O6 7hWVXSobYXDo6BGn3yNaVXBPV9vzEUghgSp9HItmLap8Ntt43iPvglHC/5Q1kCXt 7DCZfk7aIGfR14asnQzHXZWj94DQ3wIyIAKd1DfQq/KitAy+RjY3QYQLZoUOCGtT l3Uueb5hRaBmapCAD82Tpk/2S8+VFQhD2NI0yFGGa5kyCCi0dRf4sFNe/lT1icAn oCbiEOcqiQXCMQUG76HzjXGiqicHkQ0Z1/8qiNfdflzsRFXnlacqt4G+bskQ9H1m iSAycp3cXTysWszTi8vYjB0wKb27Vfk4de0oDc+356d2ilV1aHYwAcKrZgybUAbG EgwhzQ== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48n52ag8r0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 22 Aug 2025 07:21:07 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-32502839f85so342344a91.2 for ; Fri, 22 Aug 2025 00:21:07 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755847267; x=1756452067; h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject :user-agent:mime-version:date:message-id:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ImGhpDuxFOdCpj6FL5zsXgN4VeAkZyyrarFsrBei76o=; b=C48E5fvLjFLNamSjGvkF/hkMSTPaZysHk9G/GRZioLe2GA6fTwCBM8X6dFPUegjxyp tyrY4RF3xqqYvkWBDfiWbWubF+WJS2gSIvlOizfqGg+cxjqfvB/qS5ZgoaFW8+E0/ZWw 3mGlUFocIrgFYQJZLF8oBjgO4lTL7oycfi+Of2FAxZYh6GcEFnLZUfRkKwMdnSaftWll bMZJZFj/bXTDPWz0ga6HNTlgIBfLxgrSiNlwwSUnr/WosuEnKXWdEJT/nRPmWDp5zizw /BRAO8M4oL4uWHVvkY/4eBwiIH++pBXhs07sTqpwsWTC8euFyeYWHd2I1WXjCVoigmO6 21hg== X-Forwarded-Encrypted: i=1; AJvYcCXU8kCCBDlUoSpE6fI/EESPH8WCUkQ5RFhSyq0V3Z2UlgGMmmIsdjf9DE7kMZD0mP84Fr7sdsIMbN4=@lists.freedesktop.org X-Gm-Message-State: AOJu0YzfqmCyNChA4IFaiJNhgZwp9lIcsrZxP5MDiiPXFKt4PiFVx02u Tjx21lOBf/joBDpgdYBSNSZILkxBN+5MZe6LsMUr9htOFau28/Rn5ZSQGAvCDE4MH4S9ojbOid6 cUVjE0VcoiSpcDbZInZXmVbjrMCs2tXODXu2gG55DsL5msMLXS+SLgSGro+I+WSrMJVSMzGg= X-Gm-Gg: ASbGncsW6ZI9tgk0QcIBNCDwmUvHNYJOYz12nR+2oMcT7tg+D4+cBzUqyq/XHyX8jnX MGzepvPyEs2D+jyRNTC2rVtTxAVLqrl6OBO4qOsd0HpqwyHRtAuoxlcG/2LaKbkeHmRBcvccmU1 tyayzb6Ey4c/Mdn3I52Ei8jg0G+iPfdmL4+ChLEnyCnxyAfFYoLzE40wAAz4dy6Q0ZlbB/s8ile C7aoX7P9BDhERBjMjdT/Mx5ZDIYHeDEDeSXo9F64tKWr8QwthpwR9J0nedIgXiUZgzAQID0DBMY eZee1JVj5WtEo5OHGxOIGPoHH6W7xGaYSEoclMy9N5iodfdF+7Vjv9PLq++72dSlT46CiLARGLr u8EUbQA7meZX7OTsWSswqoufzBnVUVg== X-Received: by 2002:a17:902:cec3:b0:246:4df9:f63b with SMTP id d9443c01a7336-2464dfa1134mr2105685ad.8.1755847266997; Fri, 22 Aug 2025 00:21:06 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGSWdZW0zZ6t/zVxusBsVUXuEAw3kOdKb6PHoaWrR1AfwMdSJKy4A+BerChkkW0gKyQEhOJRA== X-Received: by 2002:a17:902:cec3:b0:246:4df9:f63b with SMTP id d9443c01a7336-2464dfa1134mr2105365ad.8.1755847266468; Fri, 22 Aug 2025 00:21:06 -0700 (PDT) Received: from [10.133.33.119] (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-245ed53e94esm74784355ad.162.2025.08.22.00.20.59 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 22 Aug 2025 00:21:06 -0700 (PDT) Message-ID: <1a2c38c6-0d49-4c47-9cc2-014b71e1e81e@oss.qualcomm.com> Date: Fri, 22 Aug 2025 15:20:56 +0800 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 06/14] phy: qcom: qmp-usbc: Add QCS615 DP PHY configuration and init data To: Dmitry Baryshkov Cc: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Vinod Koul , Kishon Vijay Abraham I , Philipp Zabel , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, fange.zhang@oss.qualcomm.com, yongxing.mou@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, Bjorn Andersson , Konrad Dybcio , quic_lliu6@quicinc.com References: <20250820-add-displayport-support-for-qcs615-platform-v3-0-a43bd25ec39c@oss.qualcomm.com> <20250820-add-displayport-support-for-qcs615-platform-v3-6-a43bd25ec39c@oss.qualcomm.com> From: Xiangxu Yin In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Proofpoint-ORIG-GUID: nIiMZPfveO5R6f-6s30pBhl1ueT6ArRJ X-Authority-Analysis: v=2.4 cv=B83gEOtM c=1 sm=1 tr=0 ts=68a81a64 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=sVqeHFWDZcW2eLg-V-AA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-GUID: nIiMZPfveO5R6f-6s30pBhl1ueT6ArRJ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIwMDAxMyBTYWx0ZWRfX8FAvSo5Z/MH+ phk+hxBBxc/Yh9gt+L7zHWycWutMjjJ0v/l0uuU6hL2aw/gnzRHXNnvkXg8Epke+7aN63Eb/j09 ld7umj8euxAe8wCFG+lQW84y07CY1N047ZFJ2y8wH4SahVkMhi1x+qgC8v3U5AavruEJ1g9a4go AHX8IYPBR7I+NDDG29ceF9l1HJvRvXF9qYXqulVzVv0m6Vw4Hw4ZkGuD/O9IiJwA9RJsRrn03CO cRFzg5FTWw9vhHoz8wFWK9kkhOWdwNfDhOHTpO+4SFmHObmOPPCnfA834NhGj/0qQiN8GsKTQ7v w5Sct6a1Ah+GsNTsen7AP+8vTtEqrEiSque/y1PMMWXmBvfs3rMN/MhcRaFokNv6MKYPttGxttr UZELeZYwZT5KwN4lm8R9J9mIWfFNkA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-22_02,2025-08-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 bulkscore=0 priorityscore=1501 suspectscore=0 malwarescore=0 lowpriorityscore=0 adultscore=0 impostorscore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2508110000 definitions=main-2508200013 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" On 8/20/2025 7:25 PM, Dmitry Baryshkov wrote: > On Wed, Aug 20, 2025 at 05:34:48PM +0800, Xiangxu Yin wrote: >> Introduce QCS615 hardware-specific configuration for DP PHY mode, >> including register offsets, initialization tables, voltage swing >> and pre-emphasis settings. > This will trigger unused warnings. Please squash this into the patch > adding compat string to the driver. Ok, Will squash the compatible string addition into this patch,  as the following callback functions would also trigger similar unused warnings. >> Signed-off-by: Xiangxu Yin >> --- >> drivers/phy/qualcomm/phy-qcom-qmp-usbc.c | 139 +++++++++++++++++++++++++++++++ >> 1 file changed, 139 insertions(+) >> >> diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-usbc.c b/drivers/phy/qualcomm/phy-qcom-qmp-usbc.c >> index 6b0e86ec43ded3d850f68f248a74c39f74ecb5bb..61128d606238321d1b573655b3b987226aa2d594 100644 >> --- a/drivers/phy/qualcomm/phy-qcom-qmp-usbc.c >> +++ b/drivers/phy/qualcomm/phy-qcom-qmp-usbc.c >> @@ -284,6 +284,86 @@ static const struct qmp_phy_init_tbl qcm2290_usb3_pcs_tbl[] = { >> QMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0x88), >> }; >> >> +static const struct qmp_phy_init_tbl qcs615_qmp_dp_serdes_tbl[] = { >> + QMP_PHY_INIT_CFG(QSERDES_COM_SVS_MODE_CLK_SEL, 0x01), >> + QMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_EN_SEL, 0x37), >> + QMP_PHY_INIT_CFG(QSERDES_COM_CLK_SELECT, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_SYS_CLK_CTRL, 0x06), >> + QMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x3f), >> + QMP_PHY_INIT_CFG(QSERDES_COM_CLK_ENABLE1, 0x0e), >> + QMP_PHY_INIT_CFG(QSERDES_COM_BG_CTRL, 0x0f), >> + QMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_BUF_ENABLE, 0x06), >> + QMP_PHY_INIT_CFG(QSERDES_COM_CLK_SELECT, 0x30), >> + QMP_PHY_INIT_CFG(QSERDES_COM_PLL_IVCO, 0x0f), >> + QMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE0, 0x28), >> + QMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE0, 0x16), >> + QMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE0, 0x0b), >> + QMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE0, 0x40), >> + QMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN1_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_MAP, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_BG_TIMER, 0x08), >> + QMP_PHY_INIT_CFG(QSERDES_COM_CORECLK_DIV, 0x05), >> + QMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_CTRL, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE1_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE2_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_CTRL, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_CORE_CLK_EN, 0x0f), >> + QMP_PHY_INIT_CFG(QSERDES_COM_CMN_CONFIG, 0x02), >> +}; >> + >> +static const struct qmp_phy_init_tbl qcs615_qmp_dp_serdes_tbl_rbr[] = { >> + QMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x2c), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x69), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0x80), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x07), >> + QMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0xbf), >> + QMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0x21), >> + QMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0xc6), >> +}; >> + >> +static const struct qmp_phy_init_tbl qcs615_qmp_dp_serdes_tbl_hbr[] = { >> + QMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x24), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x69), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0x80), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x07), >> + QMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0x3f), >> + QMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0x38), >> + QMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0xc4), >> +}; >> + >> +static const struct qmp_phy_init_tbl qcs615_qmp_dp_serdes_tbl_hbr2[] = { >> + QMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x20), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x8c), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x0a), >> + QMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0x7f), >> + QMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0x70), >> + QMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0xc4), >> +}; >> + >> +static const struct qmp_phy_init_tbl qcs615_qmp_dp_tx_tbl[] = { >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_TRANSCEIVER_BIAS_EN, 0x1a), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_VMODE_CTRL1, 0x40), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_PRE_STALL_LDO_BOOST_EN, 0x30), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_INTERFACE_SELECT, 0x3d), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_CLKBUF_ENABLE, 0x0f), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_RESET_TSYNC_EN, 0x03), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_TRAN_DRVR_EMP_EN, 0x03), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_PARRATE_REC_DETECT_IDLE_EN, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_TX_INTERFACE_MODE, 0x00), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_TX_EMP_POST1_LVL, 0x2b), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_TX_DRV_LVL, 0x2f), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_TX_BAND, 0x4), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX, 0x12), >> + QMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_RX, 0x12), >> +}; >> + >> enum qmp_phy_usbc_type { >> QMP_PHY_USBC_USB3_ONLY, >> QMP_PHY_USBC_USB3_DP, >> @@ -449,6 +529,34 @@ static const struct qmp_usbc_offsets qmp_usbc_offsets_v3_qcm2290 = { >> .rx2 = 0x800, >> }; >> >> +static const struct qmp_usbc_offsets qmp_usbc_usb3dp_offsets_qcs615 = { >> + .serdes = 0x0, >> + .pcs = 0xc00, >> + .pcs_misc = 0xa00, >> + .tx = 0x200, >> + .rx = 0x400, >> + .tx2 = 0x600, >> + .rx2 = 0x800, >> + .dp_serdes = 0x1c00, >> + .dp_txa = 0x1400, >> + .dp_txb = 0x1800, >> + .dp_dp_phy = 0x1000, >> +}; >> + >> +static const u8 qmp_dp_pre_emphasis_hbr2_rbr[4][4] = { >> + {0x00, 0x0b, 0x12, 0xff}, >> + {0x00, 0x0a, 0x12, 0xff}, >> + {0x00, 0x0c, 0xff, 0xff}, >> + {0xff, 0xff, 0xff, 0xff} >> +}; >> + >> +static const u8 qmp_dp_voltage_swing_hbr2_rbr[4][4] = { >> + {0x07, 0x0f, 0x14, 0xff}, >> + {0x11, 0x1d, 0x1f, 0xff}, >> + {0x18, 0x1f, 0xff, 0xff}, >> + {0xff, 0xff, 0xff, 0xff} >> +}; >> + >> static const struct qmp_phy_cfg msm8998_usb3phy_cfg = { >> .offsets = &qmp_usbc_offsets_v3_qcm2290, >> .type = QMP_PHY_USBC_USB3_ONLY, >> @@ -500,6 +608,37 @@ static const struct qmp_phy_cfg sdm660_usb3phy_cfg = { >> .regs = qmp_v3_usb3phy_regs_layout_qcm2290, >> }; >> >> +static const struct qmp_phy_cfg qcs615_usb3dp_phy_cfg = { >> + .offsets = &qmp_usbc_usb3dp_offsets_qcs615, >> + .type = QMP_PHY_USBC_USB3_DP, >> + >> + .serdes_tbl = qcm2290_usb3_serdes_tbl, >> + .serdes_tbl_num = ARRAY_SIZE(qcm2290_usb3_serdes_tbl), >> + .tx_tbl = qcm2290_usb3_tx_tbl, >> + .tx_tbl_num = ARRAY_SIZE(qcm2290_usb3_tx_tbl), >> + .rx_tbl = qcm2290_usb3_rx_tbl, >> + .rx_tbl_num = ARRAY_SIZE(qcm2290_usb3_rx_tbl), >> + .pcs_tbl = qcm2290_usb3_pcs_tbl, >> + .pcs_tbl_num = ARRAY_SIZE(qcm2290_usb3_pcs_tbl), >> + >> + .regs = qmp_v3_usb3phy_regs_layout_qcm2290, >> + >> + .dp_serdes_tbl = qcs615_qmp_dp_serdes_tbl, >> + .dp_serdes_tbl_num = ARRAY_SIZE(qcs615_qmp_dp_serdes_tbl), >> + .dp_tx_tbl = qcs615_qmp_dp_tx_tbl, >> + .dp_tx_tbl_num = ARRAY_SIZE(qcs615_qmp_dp_tx_tbl), >> + >> + .serdes_tbl_rbr = qcs615_qmp_dp_serdes_tbl_rbr, >> + .serdes_tbl_rbr_num = ARRAY_SIZE(qcs615_qmp_dp_serdes_tbl_rbr), >> + .serdes_tbl_hbr = qcs615_qmp_dp_serdes_tbl_hbr, >> + .serdes_tbl_hbr_num = ARRAY_SIZE(qcs615_qmp_dp_serdes_tbl_hbr), >> + .serdes_tbl_hbr2 = qcs615_qmp_dp_serdes_tbl_hbr2, >> + .serdes_tbl_hbr2_num = ARRAY_SIZE(qcs615_qmp_dp_serdes_tbl_hbr2), >> + >> + .swing_tbl = &qmp_dp_voltage_swing_hbr2_rbr, >> + .pre_emphasis_tbl = &qmp_dp_pre_emphasis_hbr2_rbr, >> +}; >> + >> static int qmp_usbc_com_init(struct phy *phy) >> { >> struct qmp_usbc *qmp = phy_get_drvdata(phy); >> >> -- >> 2.34.1 >>