From: Fengguang Wu <fengguang.wu@intel.com>
To: Jesse Barnes <jbarnes@virtuousgeek.org>
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>,
kernel-janitors@vger.kernel.org, dri-devel@lists.freedesktop.org
Subject: [drm-intel:drm-intel-fixes 15/18] drivers/gpu/drm/i915/intel_ringbuffer.c:1405:24: error: 'I915_GEM_SCRATCH_INDEX' undeclared
Date: Wed, 3 Oct 2012 22:15:38 +0800 [thread overview]
Message-ID: <20121003141538.GB9009@localhost> (raw)
Hi Jesse,
FYI, kernel build failed on
tree: git://people.freedesktop.org/~danvet/drm-intel.git drm-intel-fixes
head: 2cb47a9c6d49f2961dcf57f69ff968e65d48e876
commit: 307daa1b856699f1d4acc3972374017c3e99d331 [15/18] drm/i915: TLB invalidation with MI_FLUSH_DW requires a post-sync op
config: x86_64-allyesconfig
All error/warnings:
drivers/gpu/drm/i915/intel_ringbuffer.c: In function 'gen6_ring_flush':
drivers/gpu/drm/i915/intel_ringbuffer.c:1405:24: error: 'I915_GEM_SCRATCH_INDEX' undeclared (first use in this function)
drivers/gpu/drm/i915/intel_ringbuffer.c:1405:24: note: each undeclared identifier is reported only once for each function it appears in
drivers/gpu/drm/i915/intel_ringbuffer.c: In function 'blt_ring_flush':
drivers/gpu/drm/i915/intel_ringbuffer.c:1453:24: error: 'I915_GEM_SCRATCH_INDEX' undeclared (first use in this function)
vim +1405 drivers/gpu/drm/i915/intel_ringbuffer.c
307daa1b (Jesse Barnes 2012-10-02 1399) * Post-Sync Operation field is a value of 1h or 3h."
307daa1b (Jesse Barnes 2012-10-02 1400) */
71a77e07 (Chris Wilson 2011-02-02 1401) if (invalidate & I915_GEM_GPU_DOMAINS)
307daa1b (Jesse Barnes 2012-10-02 1402) cmd |= MI_INVALIDATE_TLB | MI_INVALIDATE_BSD |
307daa1b (Jesse Barnes 2012-10-02 1403) MI_FLUSH_DW_STORE_INDEX | MI_FLUSH_DW_OP_STOREDW;
71a77e07 (Chris Wilson 2011-02-02 1404) intel_ring_emit(ring, cmd);
307daa1b (Jesse Barnes 2012-10-02 @1405) intel_ring_emit(ring, I915_GEM_SCRATCH_INDEX << 3);
b72f3acb (Chris Wilson 2011-01-04 1406) intel_ring_emit(ring, 0);
71a77e07 (Chris Wilson 2011-02-02 1407) intel_ring_emit(ring, MI_NOOP);
b72f3acb (Chris Wilson 2011-01-04 1408) intel_ring_advance(ring);
---
0-DAY kernel build testing backend Open Source Technology Centre
Fengguang Wu, Yuanhan Liu Intel Corporation
next reply other threads:[~2012-10-03 14:15 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-10-03 14:15 Fengguang Wu [this message]
2012-10-03 15:12 ` [drm-intel:drm-intel-fixes 15/18] drivers/gpu/drm/i915/intel_ringbuffer.c:1405:24: error: 'I915_GEM_SCRATCH_INDEX' undeclared Daniel Vetter
2012-10-04 14:46 ` Jesse Barnes
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20121003141538.GB9009@localhost \
--to=fengguang.wu@intel.com \
--cc=daniel.vetter@ffwll.ch \
--cc=dri-devel@lists.freedesktop.org \
--cc=jbarnes@virtuousgeek.org \
--cc=kernel-janitors@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).